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Chapter 1
Introduction
The Laplacian matrix of a graph G (also called combinatorial Laplacian) is
a basic and extensively studied object of graph theory. It can be regarded
as a discrete version of the Laplacian operator and plays an important role
in various contexts. For example, a simple argument using the Cauchy-Binet
formula shows that its determinant is the number of spanning trees of G. Its
eigenvalues are known to hold a lot of information about the structure of the
graph1 and can be used for estimating various graph invariants, most promi-
nently the Cheeger constant2. This is the common base of most approaches
to proving that certain families of graphs possess expander properties. The
Laplacian matrix of the graph of an electric circuit holds important physical
information3.
The generalized or weighted Laplacian is a generalization of the ordinary Lapla-
cian matrix and was first introduced in [Fiedler 1973]. It is equal to DWDT
where D is the arc-node incidence matrix4 of the graph and W is a diagonal
weight matrix (also referred to as conductance matrix). The weighted Lapla-
cian is useful in a wide range of fields: it is an important object of study in the
theory of graph partitioning5, graph embeddings6, graph visualization7, web
1[Anderson and Morley 1971]
2[Lubotzky 1994] Chapter 4 and [Alon 1986]
3[Doyle and Snell 1984], [Lova´sz 1993]
4For non-oriented graphs, an arbitrary orientation can be chosen as DWDT does not
depend on the orientation.
5[Donath and Hoffman 1973],[Goemans and Rendl, 1999],[Pothen, Simon and Liou 1990]
and [Hendrickson and Leland 1995]
6[Guattery and Miller 2000]
7[Brandes et al. 2000]
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search8, mesh optimization9, random walks10, image processing11, Feynman
diagrams12, and nonlinear control13.
In this work, we will look at three recent deep and interesting applications of
the weighted Laplacian matrix. In the above-mentioned contexts the combi-
natorial Laplacian was traditionally considered over the field of real numbers
with positive arc weights. However it turns out that the weighted Laplacian
over multivariate polynomial fields of characteristic 2 provides a valuable tool
for studying matching-theoretical properties of graphs. We will show in The-
orem 2.6.6 that a graph is factor-critical if and only if a suitably weighted
Laplacian has maximum rank. This particular matrix can also be regarded as
the best possible approximation of the Tutte matrix by a weighted Laplacian.
This theorem is reformulated in Corollary 2.10.2 which states that a graph is
factor-critical if and only if it has a weighted Laplacian with corank 1 which
is an alternating matrix. It also extends to graphs that are not factor-critical:
the minimum corank of the alternating weighted combinatorial Laplacian is
equal to 1 +ϕ(G) where ϕ(G) is the graph invariant introduced by A. Frank14
denoting the minimum number of even ears an ear-decomposition of a graph
can have15. In Theorem 2.9.5, we generalize this surprising result to arbi-
trary matroids representable over fields of characteristic 2 which gives rise to
a very simple randomized-polynomial time algorithm16 for the computation
of ϕ. The proofs for the matroid case are joint work with Bala´zs Szegedy.
In Section 2.11, to demonstrate the usefulness of this theory, we will give
randomized polynomial-time algorithms for some graph orientation problems
whose complexity status is not yet fully explored. The results presented in this
thesis strongly suggest that these problems are solvable in polynomial time.
Moreover, associated spaces and projection matrices will be shown to hold
interesting combinatorial information too (cf. Theorems 2.6.8 and 2.8.8).
Other applications are from the area of the design process of very large
scale integrated circuits. As already mentioned, the Laplacian matrix of
8[Drineas et al. 1999]
9[Kaveh and Bondarabady 2000]
10[Doyle and Snell 1984] and [Lova´sz 1993]
11[Marr and Hildreth 1980] and [Grady 2004]
12[Nakanishi 1971]
13[Meshaby and Hadaegh 2001] and [Slotine and Wang 2003]
14[Frank 1993]
15In fact A. Frank has shown that ϕ is tightly connected to the covering radius ρ of the
cycle code C(G) of G by the formula 2ρ(C(G)) = rk (G) + ϕ(G). This theorem is inherently
graph-theoretical and does not generalize to binary matroids.
16A polynomial-time combinatorial algorithm was given in [Frank 1993].
7some graphs associated with the circuitry holds important physical infor-
mation. The combinatorial Laplacian also defines a quadratic form that
can be used to optimize the placement of the small building blocks (gates)
that make up the design. This old and well-known approach goes back to
[Wipfler, Wiesel and Mlynski 1983] and is adopted by the most successful lay-
out tools for very large scale designs17. To improve the timing behaviour of the
layout, net weighting techniques were first proposed in [Burstein and Youssef
1985] and in connection with quadratic placement in [Tsay and Koehl 1991]18.
The quadratic form to be optimized in this case is given by a weighted Lapla-
cian of the same graph.
The contribution to this topic presented in Section 4.3 is a combination of the
net weighting approach with a subgradient-method-based framework which
provides a provably convergent algorithm for minimizing the power consump-
tion of a design under additional timing constraints disregarding the disjoint-
ness constraints. Our method resembles that of [Srinisavan, Chaudary and
Kuh 1992], where for the first time a subgradient-method based scheme was
proposed. However the algorithm proposed there has obvious flaws: the du-
al function typically attains infinite values and the authors seem to ignore
this fact. Moreover, our method works provably optimal when the clock ar-
rival times are left variable. The new method is more similar to the one pro-
posed in [Chen, Chu and Wong 1999] for solving the gate- and interconnection-
sizing problem. New approaches to solve linear, quadratic and mixed linear-
quadratic-multifacility location problems are presented at the end of that sec-
tion.
The Lagrangian framework requires a subroutine for solving minimum cost
flow problems with a quadratic cost function. The fastest known algorithm19
for this problem is based on a Newton-type algorithm, where the Hessian is
replaced by a weighted combinatorial Laplacian with appropriately adjusted
weight matrix.
However, several authors20 noticed that the constrained subgradient method
for gate-sizing using exact projection is not very efficient in practice since all
known exact projection methods scale superlinearly in the number of nodes of
17[Kleinhans et al. 1991], [Sigl, Doll and Johannes 1991], [Tsay and Kuh 1991], [Alpert et
al. 1997a] and [Vygen 1997]
18Their idea was also extended to include clock-skew optimization in [Hurst, Cong and
Kuehlmann 2004].
19[Ibaraki, Fukushima and Ibaraki 1991]
20including [Chen, Chu and Wong 1999] and [Sechen and Tennakoon 2002]
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the timing graph. The common solution21 is to use projection heuristics which
may work well in a lot of situations but without provable convergence. One of
the major results of this thesis is a common generalization of the constrained
subgradient method and the method of cyclic projections in Section 3.5. We
will show that if the feasible region is the intersection of some closed convex sets
(with a newly introduced property possessed by any family of polyhedral sets)
then the projection in the constrained subgradient method22 can be replaced by
successive projections onto the intersecting sets and the subgradient method
will converge. For the specific applications of this method to gate-sizing or
timing driven placement, one has to project the Lagrangian multipliers to the
flow space of the the graph defining the timing constraints (timing graph). This
can be efficiently computed by minimizing the quadratic form defined by the
Laplacian of the timing graph. In fact, the system of linear equations to be
solved is very similar to the one solved by analytical placement tools. These
results give rise to the first theoretically justified practical algorithms for large
scale instances. The results presented in this section are joint work with Dieter
Rautenbach.
In this thesis we will also revisit the gate-sizing algorithm of proposed in
[Chen, Chu and Wong 1999]. One step in this algorithm is the so called local
refinement method, which minimizes the weighted sum of delays and powers
with respect to a given set of Lagrangian multipliers. The linear convergence of
this method follows immediately from the results of in [Luo and Tseng 1992].
A special proof of linear convergence with new error bounds was presented
in [Chu and Wong 1999] for timing graphs with tree-topology. We will give
a much simpler proof a greatly generalized version of this problem in Section
4.4.8. The general case handled here contains the case of arbitrary timing
graphs and we arrive at similar error-estimations as in the above mentioned
special csae.
The presented timing driven placement approach can easily be combined with
established partitioning heuristics to produce overlap-free placements. So our
methods can be extended to a fully functional performance-driven placement
algorithm simultaneously optimizing the gate-sizes and placement of designs
with millions of movable objects in reasonable time on current workstations.
The theoretical approach described in this thesis is fully implemented in C++
as part of a long-term cooperation project with IBM and tested on real-world
chips. It is part of a tool collection called BonnTools developed at the Institute
21proposed in [Muuss 1999] and [Sechen and Tennakoon 2002]
22[Ermoliev 1966], [Polyak 1967] and [Polyak 1969]
9for Discrete Mathematics, University of Bonn.
The implementation of this framework requires a lot of care and clever tricks
in order to ensure good run-time and high quality solutions at the same time.
These ideas are often of mathematical nature, but based on formally not justi-
fied intuition. Some of the most important details will be discussed in Section
4.5.
Experimental results will be presented in a conclusive section.
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Chapter 2
Weighted Laplacian in Matching
Theory
The aim of this chapter is to give new insights into the algebraic structures
underlying matching theory, especially the structure of factor-critical graphs
and the related ear-matroid introduced by A. Frank and Z. Szigeti1. We also
show that some important results can be generalized from graphs to matroids
representable over a field of characteristic 2.
In the last section of this chapter the algebraic theory is utilized to give ran-
domized polynomial time algorithms to solve some problems whose exact com-
plexity status is currently unknown. The results in Section 2.11 suggest that
these problems are solvable in polynomial time.
Inherent connections between matching theory and algebra were already recog-
nized by Tutte, who proved his famous characterization2 of perfectly matchable
graphs using the Tutte-matrix. More recent examples of similar techniques are
L. Lova´sz’s algebraic description of matroid-parity3, W. Cunningham’s and J.
Geelen’s work4 on the path-matching problem. Most recently the very general
problem of linear ∆-matroid matching has been solved5 by J. Geelen and S.
Iwata by using mixed skew-symmetric matrices over polynomial fields.
1[Frank 1993], [Szigeti 1994] and [Szigeti 1996]
2[Tutte 1947]
3[Lova´sz 1979]
4[Cunningham and Geelen 1997]
5[Geelen and Iwata 2003]
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The first main result6 of this chapter is Theorem 2.6.6 stating that a graph G is
factor-critical if and only if there exists a weighted Laplacian for G of corank 1
which is an alternating matrix7. Of course this is only possible if the base field
is of characteristic 2 since every weighted Laplacian is symmetric. However
one can not restrict oneself to GF(2). The result can also be reformulated
by looking at a single weighted Laplacian with suitable weights which are
multivariate polynomials over GF(2). This matrix can also be regarded as the
most generic approximation of the Tutte matrix by a weighted Laplacian.
F. Jaeger observed8 that some fundamental properties of graphs and binary
matroids, such as being bipartite, Euler, graphic or planar, can be character-
ized in terms of symmetric representations over GF(2). Theorem 2.9 gives a
similar characterization of factor-criticality: a graph is factor-critical if and
only if its cycle matroid can be represented by an alternating projection ma-
trix. This is a more subtle result than the characterizations of F. Jaeger, since
we cannot restrict ourselves to binary representations, but must consider ar-
bitrary ground fields of characteristic 2. There are examples of ear-matroids
of binary spaces (or even of graphs) that do not have binary representations.
An equivalent and more generic reformulation of the above criterion is the
following statement. A bridgeless graph is factor-critical if and only if its cycle
matroid can be represented by a space (over fields of characteristic 2) on which
the induced scalar product is a nondegenerate symplectic form.
A novel algebraic method in our treatment is the symplectification of spaces.
This enables us to represent a matroid by a new space whose scalar product is
symplectic. We will show that the bicycle space of the symplectified represen-
tation holds important combinatorical information: the bases of its matroid
are those minimal edge sets whose contraction results in a factor-critical graph
(or matroid, in the general case). This also proves the result conjectured in
[Frank 1993] and first proved in [Szigeti 1996]. The proof presented here is
fundamentally different. It works for matroids representable over some field of
characteristic 2 (instead of graphs) and also yields an explicit representation
of the matroid in question.
This result will be further generalized in the following way: those edge sets
whose contraction results in a factor-critical matroid form the feasible sets
of a representable ∆-matroid. In fact, it turns out that a submatrix of the
projection matrix on the symplectified representing space of some suitable
6[Szegedy 1999]
7skew-symmetric with zero diagonal entries
8[Jaeger 1983a] and [Jaeger 1983b]
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subdivision represents this ∆-matroid. The results presented in the sections
about the general case of matroids are joint work with Bala´zs Szegedy9.
It is worth noting that in general the matroid of the bicycle space (even its
rank) depends on the chosen representation. The above results show that the
matroid of the bicycle space of a symplectified representation is uniquely deter-
mined by the matroid. One must also note that the dimension of the bicycle
space of different symplectic representations may vary too – the symplecti-
fication of a symplectic representation may alter the matroid of the bicycle
space.
The interest in factor-criticality and ear-decomposition is also justified by the
fact that factor-critical graphs play the role of elementary building blocks in
several central decomposition theorems in matching theory10. Ear-decompo-
sitions play an important role in the theory of machine learning11 too. A. Frank
proved12 that function ϕ (the main object of study in this Chapter) of a graph
G is tightly connected to the covering radius ρ of the cycle code by the formula
2ρ(C(G)) = rk (G) + ϕ(G). In fact this deep and surprising result was the
starting point and main motivation for the research presented in this chapter.
2.1 Factor-Criticality and Ear-Decomposition
Let G = (V,E) be a graph with vertex set V and edge set E. Throughout the
chapter we allow loops and parallel edges in G. A matching of G is a subset
of E consisting of non-loop edges such that no vertex of G is covered by more
than one edge. A perfect matching or 1-factor of G is a matching that covers
all vertices of G. A graph G is called factor-critical if the subgraph obtained
by removing any vertex has a perfect matching. A simple parity argument
shows that factor-critical graphs are 2-edge-connected.
An ear-decomposition D of a graph G is a sequence (G0, ..., Gk = G) of graphs
such that G0 is the one-vertex graph and Gi+1 is constructed from Gi by adding
a simple path (ear) between two vertices of Gi such that the other vertices of
the path are not in the vertex set of Gi. We denote by e(D) the number of
ears with an even number of edges in an ear-decomposition D and by ϕ(G) the
9[Szegedy and Szegedy 2004]
10[Lova´sz 1986]
11[Coullard and Hellerstein 1996]
12[Frank 1993]
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minimum of e(D) over all ear-decompositions D of G. Note that if G is 2-edge-
connected then it has at least one ear-decomposition. An ear-decomposition
D is called optimal if e(D) = ϕ(G). One of the basic properties of ϕ is that
inserting new edges parallel to an existing edge of G does not alter its value.
It is obvious that each connected graph can be made 2-edge-connected by
applying some such operations. So we can define ϕ for an arbitrary connected
graph G by letting ϕ(G)
def
= ϕ(G′) for some in this way extended graph G′.
For an unconnected graph G we define ϕ(G) to be the sum of ϕ(C) over all
components C of G.
The following theorem connects factor-criticality to ear-decompositions:
Theorem 2.1.1 ([Lova´sz 1972]) A connected graph G is factor-critical if
and only if ϕ(G) = 0.
Corollary 2.1.2 A connected graph G is factor-critical if and only if G can
be obtained from the one-vertex graph K1 by using the following operations:
(1) Add a new edge between two existing (not necessarily different) vertices
(2) Replace an edge by a path of length 3
The second operation is called double subdivision of an edge.
The reader is assumed to be familiar with the basics of matroid theory and we
will use the standard notation introduced in [Welsh 1976].
Let M be a matroid with edge set E. An ear-decomposition of M is a sequence
of circuits C0, C1, ..., Ck of M with the following properties:
(1) Ci \ (∪i−1j=0Cj) is not empty for all 1 ≤ i ≤ k
(2) Ci ∩ (∪i−1j=0Cj) is not empty for all 1 ≤ i ≤ k
(3) Ci \ (∪i−1j=0Cj) is a circuit in M/(∪i−1j=0Cj) for all 1 ≤ i ≤ k
(4) ∪kj=0Cj = E.
The sets Ci \ (∪i−1j=0Cj) and the set C0 are called ears. An ear is said to be odd
(resp. even) if it consists of odd (resp. even) number of edges. We say that
D is an odd ear-decomposition if all ears occurring in D are odd. Let M be
a connected, bridgeless matroid. Similarly to graphs, we denote by ϕ(M) the
minimal possible value of the number of even ears in an ear-decomposition of
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M . If M is bridgeless but not connected, we define ϕ(M) to be the sum of
ϕ(K) over all blocks K of M . In particular ϕ(M) = 0 if and only if every
block of M has an odd ear-decomposition.
Lemma 2.1.3 Let M be a bridgeless matroid. Then ϕ(M) = 0 if and only
if the edge set of M can be partitioned into sets E0, E1, ..., Ek with an odd
number of edges in each of them such that E0 is a circuit and Ei is a circuit
in M/
(∪i−1j=0Ej). uunionsq
In other words, ϕ(M) = 0 if and only if the edge set of M can be eliminated
by a process in which we contract an odd circuit in each step.
Definition 2.1.4 The bridgeless matroid M is defined to be factor-critical if
ϕ(M) = 0.
2.2 (E,F )-Spaces
We will extensively use the notion of (E,F )-spaces. Let F be an arbitrary field
and let E be a finite set. We call a subspace U ⊆ FE an (E,F )-space and we
refer to the elements of E as edges. A generating matrix of an (E,F )-space U is
a matrix over F such that its columns are indexed by the elements of E and its
rows generate U . We call a generating matrix minimal if its rows are linearly
independent. It is well-known that the column matroid of a generating matrix
is uniquely determined by the space. So we can associate this matroid M(U)
with the space U itself. Let S ⊆ E be a subset of the edge set and u ∈ U
be a vector. We denote by uS ∈ FE the vector that we obtain by setting to
zero all components of u which correspond to edges in S. Let u|S ∈ F S denote
the vector that comes from u by omitting the components of u that are not
in S. We will use the induced scalar product 〈x,y〉 def= ∑xeye on FE and we
denote by U⊥ the orthogonal subspace of U with respect to this scalar product
in FE. Space U is called symplectic if 〈x,x〉 = 0 for all x ∈ U . Obviously,
a bilinear form f is symplectic, if and only if f(x,y) = xtAy where A is an
alternating matrix, i.e. a skew-symmatric matrix with zero diagonal entries.
The condition on the diagonal entries is interesting for fields of characteristic
2. In this case, skew-symmetricity is equivalent to symmetricity.
For a vector u ∈ U let suppu ⊆ E denote the set of indices of non-zero
components of u and let suppU
def
=
⋃
u∈U
suppu. Note that suppU consists
exactly of the non-loop elements of M(U). The characteristic vector of set
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S ⊆ E in FE will be denoted by χS. We will make use of the following well
known facts:
Lemma 2.2.1 Let U be an (E,F )-space. Edge e ∈ E is a bridge in M(U) if
and only if χe ∈ U . uunionsq
Let M be an arbitrary matroid with edge set E and let C(e) denote the set
of all circuits containing an edge e ∈ E. We say that e and e′ are in the same
series class if C(e) = C(e′).
Lemma 2.2.2 Let U be an (E,F )-space. Then two edges e and e′ are in the
same series class if and only if χe + aχe′ ∈ U for some 0 6= a ∈ F . uunionsq
We will also use the following notation:
U/S
def
=
{
u|E\S ∈ FE\S | u ∈ U and suppu ⊆ E \ S
}
and
U \ S def= {u|E\S ∈ FE\S | u ∈ U} .
Note that both U/S and U \ S are (E \ S, F ) spaces.
The following well-known formulas will also prove useful.
Proposition 2.2.3
M(U \ S) =M(U) \ S , M(U/S) =M(U)/S , M(U⊥) =M∗(U).
U/S ⊆ U \ S , (U \ S)⊥ = U⊥/S , (U/S)⊥ = U⊥ \ S
(U ∩ V )/S = (U/S) ∩ (V/S) , (U ∩ V ) \ S ⊆ (U \ S) ∩ (V \ S).uunionsq
We will use the shorthand notation U/e and U \ e for U/{e} and U \ {e},
respectively.
We call a subset S of the edge set of a graph a cut or a cutset if there is a
bipartition of the vertex set of G so that S is the set of edges having an incident
vertex on both sides of the bipartiton. For example, ∅ is a cut of every graph.
The set of characteristic vectors of all cuts of a graph G = (V,E) over GF(2)
is an (E,F )-space S(G), called the cutset space of G. It is well-known that
M(S(G)) is the cycle-matroid of G.
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2.3 The Bicycle Space of an (E,F )-Space
Let U be an (E,F )-space. We define the bicycle space B(U) of U by B(U) def=
U∩U⊥ and β(U) will denote its dimension. The following lemma describes how
to determine β(U) in terms of a generating matrix of U , the straightforward
proof of which is left to the reader:
Lemma 2.3.1 Let G be a generating matrix of an (E,F )-space U . Then
β(U) = dim (U)−rk (GGT ). If G is minimal (that is its rows are independent),
then U is bicycle free if and only if det(GGT ) 6= 0. uunionsq
Note that B(U) = 0 means that the scalar product induced on U is non-
degenerate.
Lemma 2.3.2 If U is an (E,F )-space and S ⊆ E, then:
(1) B(U)/S ⊆ B(U/S),
(2) e ∈ suppB(U) =⇒ B(U/e) = B(U)/e.
Proof: The first statement is an immediate consequence of the formulas of
Proposition 2.2.3:
B(U)/S = (U ∩ U⊥)/S = (U/S) ∩ (U⊥/S) ⊆ (U/S) ∩ (U⊥ \ S) = B(U/S).
The inclusion B(U)/e ⊆ B(U/e) from the second statement follows from the
first statement. To prove the other inclusion, take an arbitrary vector v ∈
B(U/e). By definition, there is a vector v1 in U such that the e component
of v1 is 0 and the restriction of v1 to E \ {e} is v. We have to prove that
v1 ∈ U⊥. Assume the contrary, v1 6∈ U⊥. Then, since v ∈ (U/e)⊥ = U⊥ \ e,
there is a nonzero α ∈ F such that v1 + αχe ∈ U⊥. So we obtain that χe ∈
U + U⊥ = B(U)⊥, contradicting e ∈ suppB(U). uunionsq
Theorem 2.3.3 Let U be an (E,F )-space and M ⊆ 2E the family of sets
S ⊆ E for which dimB(U/S) = dimB(U)− |S|. Then M is exactly the family
of the independent sets of M(B(U)) and for any S ∈ M , we have B(U/S) =
B(U)/S.
Proof: First we show that if S is an independent set of M(B(U)) then
dimB(U/S) = dimB(U) − |S|. For |S| = 0 the statement is trivial. We
go by induction on |S|. Assume that the statement holds for every |T | < |S|
and (E ′, F )-space V , where E ′ is an arbitrary finite set. Let e be an element
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of S. Since e is not a loop of M(B(U)) we know that B(U/e) = B(U)/e by
Lemma 2.3.2. It follows that dimB(U/e) = dimB(U) − 1. Now S \ {e} is an
independent set of B(U)/e, and so we can use our induction hypothesis:
dimB(U)/S = dimB(U/e)/(S\{e}) = dimB(U/e)−(|S|−1) = dimB(U)−|S|.
This also proves the last statement of the theorem.
For the other direction, assume that dimB(U)/S = dimB(U) − |S| and S
is dependent in M(B(U)). So there is an e ∈ S such that e is a loop in
M(B(U/(S \ {e}))). By Lemma 2.3.2, this implies
B(U/S) ⊇ B(U/(S \ {e}))/e ⊇ B(U)/(S \ {e})
and so
dimB(U/S) ≥ dimB(U)/(S \ {e}) ≥ dimB(U)− |S|+ 1
which is a contradiction. uunionsq
2.4 Tools from Commutative Algebra
Let F be an arbitrary field and U be an (E,F )-space. Associate algebraically
independent indeterminates X
def
= {xe | e ∈ E} with the elements of E. Let
I(U) be the ideal generated by the set of linear polynomials {∑e∈E vexe | v ∈
U}. Then the ring RU def= F [X]/I(U) is again a polynomial ring in |E| −
rk (M(U)) variables. This can be seen in the following way: Let B ⊆ E be a
basis of M(U). We can represent U by a block matrix M = [I A], where I is
an identity matrix, the columns of M are indexed by the elements of E (the
first |B| columns are indexed by elements of B) and the rows are also indexed
by the elements of B.
Proposition 2.4.1 Let Y ⊆ X be the set of algebraically independent in-
determinates associated with the elements of E \ B. Then the kernel of the
homomorphism of F -algebras ϕB : F [X] −→ F [Y ] defined by
ϕB(xe)
def
=
{
xe for e ∈ E \B,
− ∑
f∈E\B
ae,fxf for e ∈ B
is I(U) and so it gives an isomorphism between RU and F [Y ]. uunionsq
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Proof: Let S be the set of linear polynomials pe = xe +
∑
f∈E\B
ae,fxf where
e ∈ B and let I be the ideal generated by S. Since the vectors formed by the
coefficients of the polynomials pe generate the space U we have that I = I(U).
From ϕB(pe) = 0 we obtain that I is contained in the kernel of ϕB. To see the
other inclusion let p be an arbitrary polynomial from the kernel of ϕB. The
definition of ϕB shows that xe − ϕB(xe) ∈ I for all e ∈ E or in other words
xe ≡ ϕB(xe) modulo I. This means that g ≡ ϕB(g) modulo I for all g ∈ F [X].
From ϕB(p) = 0 we obtain that p ∈ I. uunionsq
The fact that RU is a polynomial ring itself will be frequently used throughout
the chapter. One very important application of it is that RU is an integral
domain so we can do linear algebra over its quotient field. If U and W are
both (E,F )-spaces with U ⊆ W then I(U) ⊆ I(W ). The homomorphism
F [X]/I(U) → F [X]/I(W ) results in a natural ring homomorphism from RU
to RW . We will need the following Lemma.
Lemma 2.4.2 Let U and W be two (E,F )-spaces and let ϕ be the natural
homomorphism from RU to RW . Assume that A = (ai,j) is an n by m matrix
with entries from RU and let ϕ(A) = (ϕ(ai,j)) be its image under the map ϕ.
Then rk (ϕ(A)) ≤ rk (A).
Proof: The rank of a matrix is the size of the largest r × r sub-matrix with
nonzero determinant. If a sub-matrix of A has determinant d then the corre-
sponding sub-matrix in ϕ(A) has determinant ϕ(d). This implies that singular
sub-matrices of A are singular in ϕ(A). uunionsq
Abusing the notation, we identify the variables xe with their images under
various algebra homomorphisms. To avoid confusion, we will always indicate
in which algebra we are working. For example xe ∈ RU denotes the image of
xe under the map F [X] → RU . The proofs of the following two lemmas are
left to the reader.
Lemma 2.4.3 Let U be an (E,F ) space and let S ⊆ E be an independent set
inM(U). Then there is a unique isomorphism ϕ : RU/S → RU with ϕ(xe) = xe
for all e ∈ E \ S. uunionsq
Lemma 2.4.4 Let U be an (E,F ) space and let S be an arbitrary subset of
E. Moreover, let VS denote the space formed by all v ∈ FE with suppv ⊆ S
and let W denote the space spanned by U and VS. Then there is a unique
isomorphism ϕ : RU\S → RW with ϕ(xe) = xe for all e ∈ E \ S. uunionsq
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We will also make use of the following well-known theorem (see e.g [Lang 1971]
Chapter V):
Theorem 2.4.5 If F is a field then the polynomial ring F [x1, . . . , xk] is a
unique factorization domain, i.e. every polynomial can be written as a product
of irreducible polynomials, and such factorizations are unique up to multipli-
cation of the factors with some nonzero scalars. uunionsq
In order to estimate the efficiency of our methods, we will use the following
easy lemma:
Lemma 2.4.6 ([Zippel 1979],[Schwartz 1980]) For a nonzero polynomial
p ∈ K[x1, . . . , xn] of degree d and S ⊆ K, the probability that p evaluates to 0
on a random element of Sn is at most d/|S|. uunionsq
2.5 A Field Associated with Graphs
Let G = (V,E) be a graph. We denote by GF(2) the field with two elements.
Associate algebraically independent indeterminates X = {xe}e∈E over GF(2)
with the edges of G. Let I be the ideal in GF(2)[X] generated by the sums∑
e∈S
xe for all cutsets S of G. In the language used in Section 5. we have that
I = I(U) where U is the cutset subspace of G. We define
F (G)
def
= Q(GF(2)[X]/I),
where Q(R) denotes the quotient field of ring R. The validity of this defini-
tion follows from Proposition 2.4.1 which shows that RU = GF(2)[X]/I is an
integral domain. Another consequence of Proposition 2.4.1 is the following.
Proposition 2.5.1 Let T ⊆ E be a spanning forest of G and Y the set of the
indeterminates associated with the edges not in T . We denote by S(T, e), for
e ∈ T , the cutset induced by the components of T \ {e} in G \ {e} (so we have
e 6∈ S(T, e)). Then kernel of the GF(2)-algebra homomorphism
f : GF(2)[X] −→ GF(2)[Y ]
defined by
f(xe) =
 xe for e 6∈ T∑
d∈S(T,e)
xd for e ∈ T
is I and so it gives an algebra isomorphism between GF(2)[X]/I and K[Y ] uunionsq
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The previous statement also implies that the field F (G) is always isomorphic to
a function field over GF(2) with corank (G) algebraically independent indeter-
minates. We could formulate our subsequent results using this explicite func-
tion f . This is practical for computing examples or constructing algorithms,
but from a theoretic point of view the original definition has the advantage
of not depending on the choice of a special tree. Another advantage is that
proving theorems will be technically simpler if the indeterminates associated
with the edges are treated homogeneously. The next lemma is an immediate
consequence of lemma 2.4.3.
Lemma 2.5.2 Let G = (V,E) be a graph and T ⊆ E be the edge set of a
forest of G. Then the map f : F (G/T ) −→ F (G) defined by f(xe) = xe is an
isomorphism of fields.
2.6 Representation of the Ear-Matroid
On the analogy of the incidence matrix of G, let D(G) = (dev)e∈E,v∈V be an
E × V matrix over F (G) defined by
dev
def
=
{
xe for an incident pair e, v
0 otherwise
We define the V × V matrix T (G) = (tuv) over F (G) by tuv def=
∑
xe over all
edges that connect u and v.
To illuminate the real nature of these matrices, we give a simple example using
the above isomorphism given in Proposition 2.5.1. The graph G on the figure
is K4 with one edge deleted. The subgraph consisting of the two bold arcs is
cotree T ′ = E \T . We associate two algebraically independent indeterminates
x and y with the bold edges. With each arc e of T we associate the sum of
indeterminates associated with the arcs in the in the interesection of T ′ and
the fundamental cut of e with respect to T .
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x y
x+y
x y
Now we get the matrices D(G) and T (G):
D(G) =

x y x+ y 0 0
x 0 0 x 0
0 y 0 0 y
0 0 x+ y x y
 , T (G) =

0 x y x+ y
x 0 0 x
y 0 0 y
x+ y x y 0

Proposition 2.6.1 For any graph G, let T ′(G) = (t′uv)
def
= D(G)D(G)T .
Then t′uv = (tuv)2, where tuv denotes the corresponding entry in T (G).
Proof: Using the identity (a+ b)2 = a2 + b2, the equalities for the nondiagonal
elements are clear. The diagonal elements of the product are zero because they
are equal to (
∑
e∈S
xe)
2 = 0 for the star S of the corresponding vertex. uunionsq
Here is an easy consequence of this:
Proposition 2.6.2 For each graph G holds: rk (D(G)D(G)T ) = rk (T (G))
Proof: This follows from the last proposition, because in the expansion of
a subdeterminant each term on the left-hand side is the square of a term in
the expansion of the corresponding subdeterminant of the right side, and these
terms are in one-to-one correspondence. So using the identity (a+b)2 = a2+b2
we can see that each subdeterminant on the left-hand side equals the square
of the corresponding subdeterminant on the right-hand side. uunionsq
It should be mentioned that xe 6= 0 if and only if e is no bridge, so we can easily
see that rk (D(G)) ≤ rk (G), with equality if G is 2-edge-connected. Denote by
T (G)[U ] the symmetric submatrix of T (G) induced by the rows and columns
associated with the vertices of U ⊆ V .
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Proposition 2.6.3 rk (T (G)) = rk (T (G)[V \ {v}]).
Proof: This can be seen using the fact that the sum of the rows and the sum
of the columns of T (G) are both 0. uunionsq
The aim of this section is to show that the graph invariant
ψ(G)
def
= rk (G)− rk (T (G))
is nothing else than ϕ(G) from section 2.1. Before we can prove it we need
some preparation.
Denote by R(G) the row space of D(G). Obviously, by 2.3.1:
Proposition 2.6.4 dimB(R(G)) = ψ(G). uunionsq
Lemma 2.6.5 If G is a connected graph then
ψ(G) = 0⇔ ϕ(G) = 0
Proof: ⇒: Let v be an arbitrary vertex of G. By Proposition 2.6.3 and
rk (G) = |V \ {v}|, we have that ψ(G) = 0 implies T (G)[V \ {v}] having a
non-zero determinant. The expansion of this determinant is a sum of some
products over all 1-factors of G \ {v}. Hence, for all v ∈ V , G \ {v} has a
1-factor i.e. G is factor-critical. Using Theorem 2.1.1 we obtain that ϕ(G) = 0.
⇐: The statement is true for the one-vertex graph K1. Using Theorem 2.1.1
and Corollary 2.1.2 it is enough to show that if G is connected, ψ(G) = 0 and
G′ is obtained from G by one of the operations described in Corollary 2.1.2
then ψ(G′) = 0.
Case 1: Assume that G′ is constructed by adding a new edge e between two
vertices of G. Since G is a connected graph rk (G′) = rk (G). On the other
hand it is clear, that F (G′) = F (G)(xe), where xe is an indeterminate over
F (G). Thus substituting xe = 0 in T (G
′) yields T (G). This implies by Lemma
2.4.2 that rk (T (G′)) ≥ rk (T (G)) = rk (G). Using that rk (G) ≥ rkT (G′), we
obtain that ψ(G′) = ψ(G) = 0.
Case 2: Assume that G′ is constructed from G by double subdivision of some
edge e. It is obvious that rk (G′) = rk (G) + 2. We will show rk (T (G′)) =
rk (T (G)) + 2. It is clear, by the construction of our field F (G), that the
indeterminates associated with the edges involved in the subdivision are all
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equal. We denote them by xe. By Lemma 2.5.2, F (G) = F (G
′), in the natural
way. T (G′) can be written as follows:
T (G′) =

0 0
T (G \ {e}) ... ...
0 xe
xe 0
0 · · · 0 xe 0 xe
0 · · · xe 0 xe 0

The four xe entries not in the lower-right corner can be eliminated so that
one obtains a block matrix with blocks T (G) and
(
0 xe
xe0
)
, which implies
rk (T (G′)) = rk (T (G)) + 2. uunionsq
Theorem 2.6.6 For any graph G
ψ(G) = ϕ(G).
Proof: Since both ϕ and ψ are additive under taking disjoint union of graphs,
we can assume that G is connected. We prove by induction on a that ψ(G) =
a ⇔ ϕ(G) = a holds for any connected graph G. According to Lemma 2.6.5,
the statement is true for a = 0. Assume that it is true for all a ≤ k − 1 where
k > 0. We show both implications for k:
⇒: Assume that ψ(G) = k. Using our induction hypothesis, we have that
ϕ(G) ≥ k. By Lemma 2.5.2 there is an edge e ∈ suppB(R(G)). Using Lemma
2.3.2 we obtain that ψ(G/e) = ψ(G)−1 = k−1. From the induction hypothesis
it follows that ϕ(G/e) = k − 1. Using that ϕ(G/e) ≥ ϕ(G) − 1 we get that
ϕ(G) ≤ k.
⇐: Assume that ϕ(G) = k. Using our induction hypothesis we have that
ψ(G) ≥ k. Let e be an edge of an even ear of an optimal ear-decomposition
D. It is clear that ψ(G/e) = ψ(G)−1 = k−1. From the induction hypothesis
it follows that ψ(G/e) = k− 1. Lemma 2.3.2 implies that ψ(G/e) ≥ ψ(G)− 1.
Now ψ(G) ≤ k completes the proof. uunionsq
A consequence of this characterization of ϕ is a simple proof of
Corollary 2.6.7 ([Szigeti 1994]) Let G be a graph such that G \ v has a
unique perfect matching containing no bridge of G, then G is factor-critical.
2.6. REPRESENTATION OF THE EAR-MATROID 25
Proof: The unique matching produces a unique nonzero product in the ex-
pansion of detT (G)[V \ {v}]. A different combinatorial proof can be found in
[Szigeti 1994]. uunionsq
It is more interesting that our results yield a representation of the ear-matroid
E(G) of G. We emphasize that the verification of the matroid axioms for
E(G) by combinatorial means is not trivial at all (see [Szigeti 1996]). Now this
follows from our foregoing results and moreover we obtain a representation of
E(G).
Theorem 2.6.8 Let G = (V,E) be a graph and M ⊆ 2E the family of the
subsets S ⊆ E for which ϕ(G/S) = ϕ(G)− |S|. This family is identical to the
family of the independent sets of M(B(R(G))). Moreover for each set S ∈M
E(G/M) = E(G)/M .
The proof is an immediate consequence of Theorem 2.3.3, Lemma 2.5.2 and
2.6.4 and Theorem 2.6.6. uunionsq
Now given our algebraic machinery we can prove the following corollaries:
Corollary 2.6.9 Let G be a graph. A dependent set in the cycle or in the
cocycle matroid of G is also dependent in E(G). uunionsq
Corollary 2.6.10 Let G be a 2-edge-connected graph. G is factor-critical if
and only if, for each basis F of the cutset space, there is a partition of F into
pairs so that, for each pair {S1, S2} of the partiton, S1 ∩ S2 is not a cutset of
G.
Proof: For the if part of the statement one can choose any basis of the cutset
space consisting of |V |− 1 stars and obtains the factor-criticality immediately.
For the other direction, let D′ be the generating matrix of R(G) constructed
on the analogy of D, but using the basis F for the rows. Then
0 = ϕ(G) = dimB(R(G)) = dimB(R(D′)) = rk (G)− rk (D′D′T ).
So detD′D′T 6= 0 and one can argue as in the proof of Theorem 2.6.6. uunionsq
Corollary 2.6.11 Let G = (V,E) be a factor-critical graph and T ⊆ E a tree
of G. Construct a graph G′ on the vertex set T by connecting e1 and e2 ∈ T by
an edge iff their fundamental cuts intersect. Then G′ has a perfect matching.
Proof: This is an obvious special case of the last corollary. Clearly, if the
intersection of two fundamental cuts is not a cut, then it is nonempty by
definition. uunionsq
The notion of ϕ-coveredness was introduced in [Szigeti 2001]. A graph G is
called ϕ-covered iff E(G) has no loop. Z. Szigeti demonstrated, by generalizing
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several theorems on matching-covered graphs to ϕ-covered graphs, that this
concept is a natural generalization of matching-coveredness. This motivates
Corollary 2.6.12 Each bipartite graph is ϕ-covered.
Proof: Clearly the vector (xe)e∈E is in B(R(G)), hence suppB(R(G)) = E.
uunionsq
Corollary 2.6.13 Let G = (V,E) be a factor-critical graph. Define G′ =
(V,E ′) by
E ′ def=
{
{u, v} ∈
(
V
2
)
| ∃z ∈ V \ {u, v} : {u, z} ∈ E and {v, z} ∈ E
}
.
Then G′ is factor-critical.
Proof: It is straightforward that all (V \ v) × (V \ v) subdeterminants of
T (G) are equal. T (G)T (G) is a alternating matrix. If an entry of T (G)T (G)
is nonzero, then the corresponding vertices must have a common neighbour
in G. From the Cauchy-Binet formula and since |V | is odd, the determinant
of T (G)T (G)[V \ v] is detT (G)[V \ v]2, which is nonzero. Therefore, every
induced subgraph G′[V \ v] has a perfect matching. uunionsq
2.7 Symplectification of Spaces
Now we will generalize the result of the last section to arbitrary matroids
representable over some field of characteristic 2. For this reason, we will start
with extending the notion introduced in Section 2.5.
Let F be a field of characteristic 2 and U be an (E,F )-space. Let RU be
the ring described in Section 2.5 and let FU be its quotient field. This field
is isomorphic to a rational function field over F in corank (U) indeterminates.
As in Section 2.5, we identify the variables xe with their images under the map
F [X]→ F [X]/I(U) = RU ⊆ FU . Let A be a generating matrix of U , and let
Ae denote its column corresponding to e.
Let D be the E × E diagonal matrix with xe ∈ FU at the row indexed by e.
We define the symplectification S(U) of U to be the row space of the matrix
AD. Clearly, S(U) is the row space of the matrix G which is obtained from A
by multiplying each column Ae by the element xe ∈ FU . Note that the space
S(U) is an (E,FU)-space and that it does not depend on the choice of the
generating matrix A (it only depends on the space U). As the name suggests,
the symplectification of the space U has the following property:
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Lemma 2.7.1 The induced scalar product on the space S(U) is symplectic,
i.e. 〈v,v〉 = 0 for all v ∈ S(U). uunionsq
The good thing about symplectification is that it does not really alter the
matroid structure on E. To be more precise, if M(U) has no bridge, then
M(S(U)) =M(U) since we just multiplied the columns of G by some nonzero
scalars. In fact, the only difference between M(U) and M(S(U)) is that the
bridges of M(U) are replaced by loops. It will prove crucial that S(U/e) and
S(U)/e are basically indentical up to the natural isomorphism (see Lemma
2.4.3).
Lemma 2.7.2 The symplectification S(U) of a bicycle free symplectic (E,F )-
space U is a bicycle free symplectic space.
Proof: The symplectification of any space is symplectic, so we have to show
that S(U) is bicycle free. Let χE be the everywhere 1 vector in F
E. Since
U is symplectic, it is contained in the space W = χ⊥E. It is easy to see that
RW is a polynomial ring in one variable x and that the natural homomorphism
ϕ : RU → RW maps xe to x for all e ∈ E. We obtain that ϕ(det(ADDTAT )) =
x2 det(AAT ). This means that det(AAT ) 6= 0 implies det(ADDTAT ) 6= 0.
Lemma 2.3.1 completes the proof. uunionsq
2.8 A ∆-Matroid Defined by Ear-Decompo-
sitions
A ∆-matroid is a nonempty set-system F ⊆ 2E satisfying the symmetric ex-
change axiom: For F1, F2 ∈ F and e ∈ F1 4 F2, there exists f ∈ F1 4 F2
such that F1 4 {e, f} ∈ F . The members of set-system F are called feasible
sets of the ∆-matroid. A ∆-matroid is even if all feasible sets are of the same
parity. If F is a subset of E then F 4 F def= {F 4 F ′ | F ′ ∈ F} is called the
twist of F by F , and it also satisfies the symmetric exchange axiom. While
matrices give rise to matroids, representable ∆-matroids arise from symmetric
or skew-symmetric matrices:
Theorem 2.8.1 ([Bouchet 1988]) If A is a symmetric or skew-symmetric
E ×E matrix, then F(A) def= {F ⊆ E | A[F, F ] is regular} form the family of
feasible sets of a ∆-matroid and A is called a (skew-)symmetric representation
of F(A). uunionsq
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A ∆-matroid F is called representable if some twist of it arises from a sym-
metric or skew-symmetric matrix in the above way.
We will also need the concept of subdivision of edges of an (E,F )-space U . Let
e ∈ E be an arbitrary element. We introduce a new edge e′ and we denote by
E ′ the set E∪{e′}. Space U is naturally embedded into FE′ by extending every
vector u ∈ U with a 0 coordinate corresponding to e′. Let U ′ denote the (E ′, F )
space which is obtained from U by switching the coordinates corresponding to
e and e′. We define the (E ′, F )-space U ÷ e resulting from the subdivision of
edge e as the space spanned by U and U ′. One can easily see (for example, by
looking at the generating matrices) that the subdivision of an edge increases
the dimension of the space by exactly one.
Since the subdivisions of distinct edges commute, U ÷ S can be defined to be
the subsequent subdivision of all edges in S ⊆ E. It can easily be checked that
dim (U ÷ S) = dim (U) + |S|. Another simple but useful fact is that if S and
T are disjoint subsets of E, then (U ÷ S)/T = (U/T )÷ S.
Later on, we will need the following simple facts:
Lemma 2.8.2 Let U be a symplectic (E,F )-space and assume that supp (v) ⊆
{e, f} with v ∈ U and e, f ∈ E. Then v = c(χe + χf ) for some scalar c ∈ F .
In particular e and f are in the same series class of M(U) if and only if
χe + χf ∈ U .
Proof: Since supp (v) ⊆ {e, f} we have that v = aχe + bχf for some scalars
a, b ∈ F . Using that the space is symplectic we obtain that 0 = 〈v,v〉 =
a2 + b2 = (a + b)2. It follows that a + b = 0 and so a = b. The second
statement follows from Lemma 2.2.2. uunionsq
Proposition 2.8.3 , Let U be a symplectic space and e, f two series elements
of M(U), then (U/e)÷ f = U if we identify the newly created edge f ′ and e.
Proof: Since e and f are series, χe + χf ∈ U . The dimension of U and
U/e÷ f coincide, so we must only show that U/e÷ f is contained in U . Take
an arbitrary vector of v ∈ U/e. Since switching f and e = f ′ is equivalent to
adding χe + χf to v, therefore the inclusion is clear. uunionsq
The straightforward proof of the following Lemma is left to the reader.
Lemma 2.8.4 Let S be an independent set of the matroid of (E,F )-space U .
Then U has a minimal generating matrix of the form
(S E \ S
S I A
E \ S 0 B
)
,
where B is a minimal generating matrix of U/S. In this case,
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
S ′ S E \ S
S ′ I −I 0
S 0 I A
E \ S 0 0 B
 is a minimal generating matrix of U÷S. (I always
denotes an identity matrix of suitable size.)
Using this representation we can show
Lemma 2.8.5 Let F be a field of characteristic 2 and let S be an independent
set of the matroid of (E,F )-space U . Then β(U÷S) = β(U/S). (β(V ) denotes
the dimension of the bicycle-space of V as defined in Section 2.1)
Proof: Take a minimal representation M of U according to Lemma 2.8.4. By
Lemma 2.3.1 we have
β(U ÷ S) = dim (U ÷ S)− rk (MMT ) =
= 2|S|+ dim (U/S)− rk
 0 I 0I I + AAT ABT
0 BAT BBT
 ,
where I is always an identity matrix of suitable size. The rightmost matrix
can be transformed to the form
 0 I 0I 0 0
0 0 BBT
 by using rank-preserving
column- and row-operations.
Since B is a minimal generating matrix of U/S we obtain β(U ÷ S) = 2|S| −
2|S|+ dim (U/S)− rk (BBT ) = β(U/S). uunionsq
Lemma 2.8.6 Let F be a field of characteristic 2 and let S and T be two
independent sets of the matroid M(U) of (E,F )-space U . Then β(U/T ) =
β((U ÷ S)/(T 4 S))
Proof: Since T ∩S is independent inM(U/(T \S)), Lemma 2.8.5 implies that
β(U/T ) = β(U/(T \ S)/(T ∩ S)) =
β((U/(T \ S))÷ (T ∩ S)) = β((U ÷ S)/(S 4 T )).uunionsq
Let U be a bicycle free (E,F )-space. Then FE is the direct sum of U and
U⊥, so every vector v ∈ FE can be uniquely written as v = v1 + v2, where
v1 ∈ U and v2 ∈ U⊥. This gives rise to the unique orthogonal projections
PU : F
E −→ U and PU⊥ : FE −→ U⊥ which are represented by the symmetric
idempotent matrices PU and PU⊥ .
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Proposition 2.8.7 Let U be an (E,F )-space. Let PU be the matrix of the
orthogonal projection onto U . The following two statements for an independent
subset S ⊆ E are equivalent:
(1) U/S is bicycle free.
(2) The symmetric submatrix PU [S, S] is nonsingular.
Proof: We use that U/S is naturally embedded into KE and that this embed-
ding is scalar product preserving. Let VS be the subspace of all vectors from
KE whose components outside S are zero. The matrix PU [S, S] has full rank
if and only if PU(VS) \ (E \S) is full KS. It means that PU [S, S] has full rank
if and only if PU(VS) + U/S = U . First assume that W
def
= PU(VS) + U/S is
strictly smaller than U . In this case, there is a nonzero vector v in W⊥ ∩ U .
By v ⊥ PU(VS), we obtain that v ⊥ VS and so v ∈ U/S. From v ⊥ U/S
we get that U/S is not bicycle-free. Now, assume that W = U . To prove
that U/S is bicycle-free, let v ∈ (U/E) ∩ (U/E)⊥. Since v ∈ U/E, we have
that v ⊥ PU(VS). From the assumption W = U follows that v ∈ U⊥ and so
v = 0. uunionsq
Theorem 2.8.8 Let F be a field of characteristic 2 and U an (E,F )-space.
Let F be the family of those subsets of E which are independent in M(U)
and whose contraction results in a bicycle-free space. Then F is the family of
feasible sets of a representable ∆-matroid.
Proof: We use Theorem 2.8.1 and construct a symmetric representation of F .
Let B be a basis of M(B(U)). Then U/B and so U ÷ B are bicycle-free by
Theorem 2.3.3 and Lemma 2.8.5. Let P be the orthogonal projection matrix
to the (E ∪B′, F )-space U ÷B. Let T ⊆ E be independent inM(U). Lemma
2.8.6 yields β(U/T ) = β((U ÷ B)/(S 4 T )), so by Proposition 2.8.7 we get
that F 4B is represented by P[E,E]. uunionsq
2.9 The Characterization Theorem
In this section, we assume that F is a field of characteristic 2. Here, we will
prove the central result of this chapter: the characterization of factor-critical
matroids representable over some field of characteristic 2. Before stating the
main theorems we will prove some lemmas.
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Lemma 2.9.1 Let F be a family of matroids satisfying the following proper-
ties:
(1) Every matroid in F is bridgeless.
(2) If M ∈ F and rk (M) > 0 then either there is an e ∈ E(M) such that
M \ e ∈ F or there is a series class of M consisting of at least three
elements e, f, g such that M/{e, f} ∈ F .
Then every element of F is factor-critical
Proof: We go by induction on |E(M)|+ rk (M). Let M be a matroid from F
and assume that the statement is true for all M ′ ∈ F with |E(M ′)|+rk (M ′) <
|E(M)|+ rk (M). There are two possible cases
1.: Let e ∈ E(M) such that M \ e is factor-critical, and let P be a partition of
E(M \ e) described in Lemma 2.1.3. Since e is contained in some circuit C we
obtain that e is a loop (circuit with one element) in M/(M \ e). By extending
P with {e} as a last element we obtain a partition of E(M) which proves that
M is factor-critical.
2.: If there is no such edge, then there is a series class of M with at least three
edges e, f, g ∈ E(M), such that M/{e, f} is factor-critical. Let (C1, . . . , Ck)
be an odd ear-decomposition of a block of M/{e, f} which contains a circuit
Ci containing g. It is easy to check that (C1, . . . , Ci ∪{e, f}, . . . , Ck) is an odd
ear-decomposition of the block of M containing e,f and g. The existence of
an odd ear-decomposition of the other blocks of M follows immediately from
the induction hypothesis. uunionsq
Lemma 2.9.2 Let U be an (E,F )-space. The induced scalar product on U is
a nondegenerate symplectic form if and only if there is a generating matrix of
U , which is an alternating projection.
Proof: If the induced scalar product is a nondegenerate symplectic form on
U , then U is bicycle free and so the matrix PU of the orthogonal projection
to U is a alternating projection matrix representing U . If U is represented
by a alternating projection matrix P , then the induced scalar product on U
is clearly symplectic. If we assume that U is not bicycle-free, then there is a
vector v ∈ FE \ B(U)⊥ = FE \ (U + U⊥). For an arbitrary vector w ∈ U ,
〈v + Pv,w〉 = 〈v,w〉+ 〈Pv,w〉 = 〈v,w〉+ 〈v, Pw〉 = 〈v,w〉+ 〈v,w〉 = 0
and therefore v = Pv+ (v+Pv) ∈ U +U⊥, contradicting the choice of v. uunionsq
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Lemma 2.9.3 Let U be a symplectic space, e, f series elements of U , then:
β(U) = β(U/{e, f}).
In particular, if U is a symplectic bicycle-free space, then the so is U/{e, f}.
Proof:
β(U) = β(U/e÷ f) = β(U/{e, f}).
Where the first equality follows from Proposition 2.8.3, the second one follows
from Lemma 2.8.6. uunionsq
Lemma 2.9.4 Let S(U) be the symplectification of a bridgeless (E,F )-space
U , B a basis of U , A a minimal generating matrix of U and F ({ye}e∈E\B) the
ground field of S(U) according to the isomorphism of Proposition 2.4.1. Let D
be the diagonal matrix such that AD is a minimal generating matrix of S(U).
Assume that squaring is an isomorphism on F (i.e. each element c ∈ F has
a square root
√
c). Then det(ADDTAT ) = p4, where p ∈ F [{ye}e∈E\B] is of
total degree at most dim (U)/2.
Proof: For an alternating V × V matrix X = (xuv)u,v∈V over a field of charc-
teristic 2, we denote by Pf(X)
def
=
∑
M
∏
{v,w}∈M
xvw the Pfaffian of X, where the
summation is over all perfect matchings M of the complete graph on V . It
is well-known (see e.g [Godsil 1993]) that Pf(X)2 = det(X). Since ADDTA
is a alternating matrix, det(ADDTAT ) can be expressed as Pf(ADDTAT )2,
where Pf(ADDTAT ) is a polynomial in the entries of ADDTAT of total de-
gree dim (U)/2. Since the entries of ADDTAT are linear polynomials in the
squares of the indeterminates and squaring is an endomorphism of the ring in
question, we obtain the statement by setting p
def
=
√
Pf(ADDTAT ). uunionsq
Theorem 2.9.5 Let M be a matroid representable over a field of characteristic
2. Then the following statements are equivalent:
(1) M is factor-critical.
(2) M is bridgeless and the symplectification of each representation of M by
an (E,F )-space U over a field F of characteristic 2 is bicycle free.
(3) M is bridgeless and the symplectification of some representation of M by
an (E,F )-space U over a field F of characteristic 2 is bicycle free.
(4) M is representable by a space on which the induced scalar product is a
nondegenerate symplectic form.
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(5) M is representable by an alternating projection matrix.
Proof:
(1)=⇒(2): If a matroid has an ear-decomposition then every edge is contained
in some circuit and so it is bridgeless. We fix an odd ear-decomposition of M
and a representation U of M . Clearly, the symplectification of any space is
symplectic, so our objective is to prove that S(U) is bicycle free. Let {xe}e∈E
be the indeterminates defined by the symplectification. We proceed by induc-
tion on |E|. We can assume that the implication holds for any matroid M ′
with |E(M ′)| < |E| and have two cases:
Case 1: The lobe of the last ear is a single edge e.
In this case, since e is no bridge, rk (U \ e) = rk (U). Let A be a mini-
mal generating matrix of U and A′ the matrix obtained from A by deleting
the e-th column. Clearly A′ is a minimal generating matrix of U \ e. Let
{yf}f∈E\e be the indeterminates occuring in the definition of S(U \ e). One
can check that the substitution xf =
{
yf if f 6=e,
0 if f=e preserves the dependence be-
tween the indeterminates {xf}f∈E. This means that det(A′(A′)T ) 6= 0 implies
det(AAT ) 6= 0. Since the first inequality holds by the induction assumption
and Lemma 2.3.1, so does the latter one, i.e. S(U) is bicycle free.
Case 2: The lobe of the last ear contains at least two independent edges e and
f .
Contracting the last ear by {e, f} shows that M/{e, f} admits an odd ear
decomposition. By Lemma 2.9.3 and since the symplectification commutes
with contraction, we get:
β(S(U)) = β(S(U)/{e, f}) = β(S(U/{e, f})) = 0,
where the last equality follows from the induction assumption. Thus, we obtain
by Lemma 2.3.1 that S(U) is bicycle free.
(2)=⇒(3): Clear.
(3)=⇒(4): Let U be an (E,F )-space which is a non degenerate (bicycle free)
symplectic representation of M . The property that M is bridgeless guarantees
that the symplectification of U is a representation of M . Using Lemma 2.3.1
and Lemma 2.7.2 we obtain that statement (4) holds for S(U).
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(4)⇐⇒(5): Lemma 2.9.2.
(4)=⇒(1): Let F be the family of matroids satisfying (4). We show the impli-
cation by checking the conditions of Lemma 2.9.1 for F . Let M be a matroid
in F . Fix an (E,F )-space U which is a representation of M satisfying (4)
such that squaring on the ground field F is an isomorphism. (This can always
be achieved by tensoring U with the algebraic closure of F , which does not
change the involved matrices at all) The first condition of Lemma 2.9.1 fol-
lows from Lemma 2.2.1 because a symplectic (E,F )-space can’t contain the
characteristic vector of en edge e. We have two cases:
Case 1: There is an edge e such that S(U \ e) is bicycle free.
If M \ e is bridgeless then S(U \ e) represents M \ e and so M \ e ∈ F . If
there are two bridges f, g in M \ e then e,f and g are in the same series class
of M and by Lemma 2.9.3 we have that M/{e, f} ∈ F . Finally we exclude
the case that there is exactly one bridge f in M \ e. To see this, recall that
a symplectic, bicycle free space has to be even dimensional. In particular U
is even dimensional. Assume that supp (v) ⊆ {e, f} for some vector v ∈ U .
Lemma 2.8.2 shows that v = c(χe +χf ) for some scalar c ∈ F . Since e and f
are in the same series class, we have that χe+χf ∈ U . These two facts together
imply that dim (U\{e, f}) = dim (U)−1. Thus U\{e, f} is an odd dimensional
bridgeless space. Now it is easy to see that dim (S(U \ e)) = dim (U \ {e, f})
which contradicts the fact that S(U \ e) is bicycle free.
Case 2: The bicycle space of S(U \ e) is non-zero for all e ∈ E.
Let B ⊆ E be a basis of M and {xe}e∈E be the elements in FU occurring in
the definition of S(U) (The diagonal entries of D). By Lemma 2.7.2 S(U) is
also bicycle free. We have a unique generating matrix A of U of the form
(B E \B
B I C
)
.
Set
γ(B, e)
def
=
{ ∑
f∈E\B
A[e, f ]xf for e ∈ B,
xe otherwise.
By Proposition 2.4.1, the map ϕ : xe → γ(B, e) induces an isomorphism
of rings between FU and F [{xe}e∈E\B], where the indeterminates xe for e ∈
E \ B are algebraically independent. Let AE\e be the matrix obtained from
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A by deleting the e-th column. Then A′ def= AE\eD[E \ e, E \ e] is a minimal
generating matrix of S(U \ e) with entries from the polynomial ring
F [{xf}f∈E\B]/(γ(B, e)),
where (γ(B, e)) denotes the ideal generated by the γ(B,E) in F [{xf}f∈E\B].
If we compute A′(A′)T , we formally obtain ADDTAT ; we have only changed
our ground field. To be more specific, we see, that A′(A′)T is singular if and
only if det(ADDTAT ) is in the ideal generated by γ(B, e) i.e. γ(B, e) divides
det(ADDTAT ). The degree of the polynomial det(ADDTAT ) is 2|B| and
according to Lemma 2.9.4 it is the 4-th power of some polynomial of degree
|B|/2. Since the polynomials γ(B, e) are linear (and thus irreducible) we obtain
that, up to multiplication with scalars, there are at most |B|/2 different values
of γ(B, e). If for e, f ∈ B holds γ(B, e) = cγ(B, f), then χe + cχf ∈ U , i.e.
e and f are in the same series class of M . Lemma 2.8.2 shows that in this
case χe + χe ∈ U . Using the pigeonhole principle, we can deduce that either
there is a series class with at least three elements (M satisfies the conditions
of Lemma 2.9.1) or B can be partitioned into series classes of size two. Since
every edge is contained in some basis B of M , we can assume that the whole
edge set can be partitioned into series classes each of them having size at least
2. If there is a series class with at least three element we are done. It remains
to rule out the case when E is partitioned into series classes with two elements.
Because of the symplecticity of U , the characteristic vectors of these classes
are all in U , and so the same is true for their sum χE. Using again that U is a
symplectic space and that F has characteristic 2 one can see easily that χE is
also in U⊥, contradicting the nondegeneracy of the scalar product on U . uunionsq
Theorem 2.9.6 Let U be a bridgeless (E,F )-space. Then ϕ(M(U)) is the
dimension of the bicycle space of S(U).
Proof: Let us introduce the invariants ψ(W )
def
= β(S(W )) and ϕ(W )
def
=
ϕ(M(W )) for any (E,F )-space W . Let α be any of the two invariants ϕ
and ψ. One can check easily that α has the following two properties:
(1) α(W/e) ≥ α(W )− 1
(2) If α(W ) 6= 0 then there exists e ∈ E with α(W/e) = α(W )− 1.
By Theorem 2.9.5 we know that ϕ(U) = 0 if and only if ψ(U) = 0. Now
assume that ϕ(U) > ψ(U). According to the above properties, there is an
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edge set S ⊆ E such that |S| = ψ(U) and ψ(U/S) = 0. Using again the above
properties we obtain that ϕ(U/S) ≥ ϕ(U) − |S| = ϕ(U) − ψ(U) which is a
contradiction. The case ψ(U) > ϕ(U) can be excluded exactly in the same
way. uunionsq
Theorem 2.9.7 Let U be a bridgeless (E,F )-space where F is either a finite
field of characteristic 2 or the field of fractions of some polynomial ring over
a finite field of characteristic 2. Let M be a generating matrix of U . Then the
value of ϕ(M(U)) can be computed in randomized polynomial time in terms
of the input M.
Proof: Using Theorem 2.9.6, Lemma 2.3.1 we obtain that the computation of
ϕ can be reduced to the computation of the rank of the matrix MDDTMT
where D is the diagonal matrix occurring in the definition of the symplec-
tification of U . Applying Proposition 2.4.1, the matrix L
def
= MDDTMT is
represented as a matrix where the entries are second degree polynomials in the
indeterminates {ye}e∈E\B for some basis B ofM(U) such that these polynomi-
als are short (polynomially long in terms of the input data) expressions. The
complexity of the computation of the rank of such a matrix is known to be
randomized polynomial. Namely, the evaluation of a random substitution L′ in
a finite extension F˜ of the finite field F can be evaluated in polynomial time by
Gaussian elimination. By Lemma 2.4.6, the probability that rk (L) 6= rk (L′)
can be made arbitrarily small by choosing F˜ large enough. This method also
works if F is a field of rational functions over a finite field F ′, we just have to
substitute randomly chosen elements of a suitably large extension of F ′. uunionsq
Theorem 2.9.8 Let U be an (E,F )-space and M ⊆ 2E the family of sets
S ⊆ E for which ϕ(U/S) = ϕ(U)−|S|. Then M is the family of the independent
sets in M(B(S(U))).
Proof: The proof is an immediate consequence of Theorem 2.9.6, Lemma 2.3.3
and Lemma 2.4.3. uunionsq
2.10 Factor-Criticality Revisited
In this section we discuss implications of the Characterization Theorem to
graphs. We have seen in Section 2.6 that a graph is factor-critical if and only
if the symplectification of its cutset space is bicycle free. Now we can easily
deduce the following characterization of factor-criticality from Theorem 2.9.5:
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Corollary 2.10.1 A graph G is factor-critical if and only if its cycle matroid
can be represented by an alternating projection matrix over some field of char-
acteristic 2. uunionsq
Note the simlarity of this result to the ones in [Jaeger 1983a] and [Jaeger 1983b].
Our factor-criticality condition are more sophisticated than the results there,
since we had to drop the binarity condition and go over to arbitrary fields of
characteristic 2. In fact there are examples of factor-critical graphs whose cycle
matroid cannot be represented by a binary alternating projection matrix.
Another reformulation can be given in terms of weighted Laplacians:
Corollary 2.10.2 A graph G with incidency matrix D is factor-critical if and
only if there is a diagonal weight matrix W such that DWDT is an alternating
matrix with corank 1.
Proof: We can restrict our attention to connected graphs since neither state-
ment holds if G is not connected. Let D′ be the matrix resulting from the
deletion of an arbitrary row of D. It is a minimimal generating matrix of the
cutset space of G. By Theorem 2.9, G is factor-critical iff the symplectifica-
tion of the representation given by D′ is bicycle free. Let W be the diagonal
weight matrix of the symplectification coefficients. Let U be the row space of
D′ (which is the same as the row space of D). By Lemma 2.3.1,
β(U) = corankD′WD′.
Since corankDWDT ≥ 1, it is clear that
corankD′WD′T = 0 ⇐⇒ corankDWDT = 1.
If there is diagonal weight matrix with corankDWDT = 1 such that DWDT
is alternating, then it implies that one can omit a row of D resulting in D′
with corankD′WD′T = 0. Then again, by Lemma 2.3.1, it means that D′W
is a bicycle-free symplectic representation of the cycle matroid of G. Hence,
G is factor-critical by Theorem 2.9. uunionsq
Theorem 2.8.8 specializes to the following statement in the case of graphs:
Corollary 2.10.3 In a graph G, the family of independent edge sets (with
respect to the cycle matroid of G) contracting to a factor-critical graph forms
the family of feasible sets of an even representable ∆-matroid. uunionsq
This result generalizes the main result of [Szigeti 1996]. Note that the proof of
Theorem 2.8.8 gives an explicit representation of this ∆-matroid. In fact the
representation can be contructed by the following steps:
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• Let G′ = G ÷ S be some factor-critical subdivision of G. E.g. for any
spanning tree T , G÷ T is factor-critical.
• Let P be the projection matrix to the symplectified cutset space of G′.
• Let M be the ∆-matroid defined by P.
M∆S is the matroid in question.
2.11 Acyclic Orientations with Parity Condi-
tions
Orientation problems with parity conditions were studied in [Frank 1999] and
[Frank and Kira´ly 1999]. They dealt with parity constrained k-connected ori-
entations. Acyclicity can also be viewed as a connectedness criterion, although
it is an upper rather than a lower bound on the connectedness of the (orient-
ed) graph. We will show that our main result gives an algebraic randomized
polynomial time algorithm to find T -odd acyclic orientations of a graph. It is
not even known whether this problem is in co-NP. The results of this section
strongly suggest that it is polynomial.
Let G = (V,E) be a connected graph and T be a subset of the nodes. An
orientation of G is said to T -odd (or T -even) if the set of nodes with odd (or
even) outdegree is exactly T .
A cycle of the cographic matroid of a connected graphG is a cut E(X,V \X) for
which both G[X] and G[V \X] are connected. Hence, an ear-decomposition of
the cocycle matroid is equivalent to a procedure in which we repeatedly delete
a cut increasing the number of connected components by exactly one as long as
we have some edge. To describe this process formally we will need some basic
terminology: A laminar set system on V is a family of subsets of V satisfying
that each pair (S1, S2) of sets of the family holds S1 ∩ S2 ∈ {∅, S1, S2}.
Definition 2.11.1 (Cut-Decoposition) A cut decomposition of G is a lam-
inar set system D on G satisfying the following conditions:
(1) ∅ 6∈ D.
(2) V ∈ D.
(3) {v} ∈ D for each v ∈ V .
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(4) For each nonsingleton S ∈ D, there are S1, S2 ∈ D partitioning S.
We call two disjoint sets of a cut-decomposition neighbouring if their union is
also in the decomposion. A cut of decomposition D is an edge set E(S1, S2)
(consisting of all edges having one end in S1 and the other one in S2), where S1
and S2 are neighbouring sets of the decomposition. We call a decomposition
odd if each of its cuts is odd. A decomposition is connected if each of its
sets induces a connected subgraph of G. Is is easy to see that each odd ear-
decomposition of the cocycle matroid of G comes from a connected odd cut-
decomposition of G. On the other hand, a connected odd cut-decomposition
gives rise to a odd ear-decomposition of the cocycle matroid of G. Since each
odd cut-decomposition is necessarily connected, we can drop the connectedness
condition in the above correspondence. Now we show that we can restrict
ourselves to a very special class of cut-decompositions, namely to the ones
induced by some total ordering of the nodes: Let v1 < v2 < · · · < vn be a
total ordering of the node-set of G. This induces the cut-decomposition D(<)
in the following way
D(<) def= {{v1}, {v2}, . . . , {vn}, {v1, v2}, {v1, v2, v3}, . . . , {v1, . . . , vn}} .
Now we state:
Proposition 2.11.2 If there is an odd cut-decomposition of G = (V,E), then
there is one induced by some total ordering of V .
Proof: We define the depth of a set S of a cut-decomposition to be the length
of a maximum chain of subsets of S in the decomposition. The depth of a
cut-decomposition is the depth of V in that decomposition. It is straightfor-
ward that the depth of some cut-decomposition of G is |V | if and only if it
is induced by some total ordering of the nodes. We prove that G has an odd
cut-decomposition of depth n
def
= |V | by induction on n. The statement clear-
ly holds if n ≤ 3. We assume that n ≥ 4 and that the statement holds for
each graph having less than n nodes. Consider an odd cut-decomposition D
of maximal depth. Let S ∪ T = V the unique partition of V in D. There are
two cases:
(1) One of them (let us say S) is singleton: D induces an odd cut-
decomposition 2T ∩ D on T . By the induction assumption, there is an
odd cut decompositon D′ on T of length n− 1. Hence, D′ ∪ {S} ∪ {V }
is an odd cut-decomposition of G of length |V |.
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(2) S and T are not singletons: We have S = S1∪S2 and T = T1∪T2 where
S1, S2, T1, T2 ∈ D. Let S be of higher (or equal) depth than T . Since
E(S, T ) is odd, we can assume w.l.o.g. that E(S, T1) is odd, E(S, T2) is
even and therefore, (D \ {T}) ∪ {S ∪ T1} is an odd cut-decomposition
of higher depth than D, contradicting the maximality of the depth of
D. uunionsq
We say that an acyclic orientation is odd if each node but the unique sink has
odd outdegree. The last proposition can be easily reformulated:
Proposition 2.11.3 The cocycle matroid of a connected graph has an odd
ear-decomposition if and only if the graph has an odd acyclic orientation.
Namely, we can take the acyclic orientation induced by the ordering, or an
arbitrary ordering compatible with the given orientation. uunionsq
We call an odd acyclic orientation v-rooted if its unique sink is v.
Proposition 2.11.4 If graph G allows an odd acyclic orientation, then for
every node v of G, there is a v-rooted odd acyclic orientation.
Proof: The statement is trivial for one node graphs. Let G be an counterex-
ample with minimal number of nodes. Let u be the root of the known odd
acyclic orientation. Let u′ be an element next to u in some ordering compatible
to the orientation. That is, u′ has exactly one outgoing edge e and it points
to u. If u′ = v, then reversing e does not induce any cycle and it results in
a v-rooted acyclic orientation of G. Otherwise the contraction of e does not
induce any new cycle, so it gives rise to an odd acyclic orientation on G/e. By
minimility of G, there is a v-rooted acyclic orientation of G/e. It is easy to
see that (by choosing an appropriate orintation for e), it induces a v-rooted
odd-acyclic orientation on G. uunionsq
Proposition 2.11.5 Let G = (V,E) be a graph and T ⊆ V an arbitrary
subset of nodes. Let G′ = (V ∪ v, E ∪{(v, u)|u ∈ T}) a new graph which arises
from G by adding the new node v and |T | edges connecting v with each node
of T . G has a T -even acyclic orientation if and only if G′ has an odd acyclic
orientation.
Proof: If G has a T -even acyclic orientation, then orienting each edge adjacent
to v in the direction of v induces an odd acyclic orientation of G. On the other
hand, if G has an odd acyclic orientation, there is a v-rooted one. Its restriction
to G is a T -even orientation.
Proposition 2.11.3 together with Theorem 2.9.5 gives:
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Corollary 2.11.6 A graph has an odd acyclic orientation if and only if its
cocycle matroid can be represented by an alternating projection matrix over
some field of characteristic 2. uunionsq
Corollary 2.11.7 A graph has an odd acyclic orientation if and only if the
symplectification of its binary cocycle space is bicycle free. uunionsq
The matrix reformulation (cf. Lemma 2.3.1 and [Lova´sz 1979]) ) of this result
implies the following corollary:
Corollary 2.11.8 One can decide in randomized polynomial time whether a
graph has an odd acyclic orientation.
Proof: The dimension of the symplectification of the bicycle space is
corank (G)− rk (XWXT )
where X is a minimal generating matrix of the cycle space over GF(2) and W
is a diagonal matrix whose entries are suitably chosen linear polynomials (see
Section 2.7) in rk (G) many algebraically independent indeterminates. The
regularity of XWXT is to be decided. This can be done by substituting the
indeterminates by random values from a sufficiently large algebraic extension
of GF(2) (cf. Lemma 2.4.6 and Theorem 2.9) and computing the rank of this
matrix. uunionsq
It is not known whether there is a polynomial algorithm for solving this prob-
lem.
Corollary 2.11.9 For a graph G = (V,E) and T ⊆ V , it can be decided in
randomized polynomial time whether G has a T -even acyclic orientation.
Proof: Immediate by the last corollary and 2.11.5.
Corollary 2.11.10 For a connected graph G, the system of those edge sets
whose deletion gives an odd acyclic oriantable graph is a (representable) even
∆-matroid.
This is an easy consequence of Theorem 2.8.8. uunionsq
Note that one can clearly drop the independentness criterion of Theorem 2.8.8,
since deleting such edge sets gives rise to unconnected graphs which cannot
have any odd acyclic orientation.
Corollary 2.11.11 For a connected graph G = (V,E), the system of those
substets T ⊆ E admitting a T -odd acyclic orientation form the feasible sets of
a representable even ∆-matroid.
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Proof: We show the result for the T -even case. The ∆-matroid for the T -odd
sets are obtained by twisting (taking symmetric difference with V ). Construct
the auxilary graph G′ = (V ∪ v, E ∪ {(u, v)|u ∈ V }). The ∆-matroid of
Corollary 2.11.10 restricted to the newly inserted edges induces the ∆-matroid
in question by Proposition 2.11.5. uunionsq
Corollaries 2.11.10 and 2.11.11 imply that even the following weighted gener-
alizations are solvable in randomized polynomial time:
(1) Given a weighting on the edges and a subset T of nodes, determine a
minimum weight subset S of edges whose deletion admits a T -odd acyclic
orientation of G \ S.
(2) Given a weighting on the nodes and a subset T of nodes, determine
a minimum weight subset S of nodes admitting a (T∆S)-odd acyclic
orientation of G.
However, it is an open question whether these problems can be solved in de-
terministic polynomial time. These results strongly suggest a positive answer.
Chapter 3
Tools from nonlinear
optimization
In this section we will not only restate some well-known facts from nonlinear
convex optimization, but also develop a new generalization of the contrained
subgradient method. This is used to minimize a convex function over a con-
vex region, by projecting the iterated values to the region in each step of the
method Practical tests show that then the projection step may dominate the
run time of the constrained subgradient algorithm even if the region is mod-
erately complicated.
Our newly developed method combining the subgradient method and the idea
of cyclic projections can give practically superior results in term of run-time if
the feasible region is the intersection of convex sets onto which the projection
is easily computed. On the way to the proof of convergence of this generalized
method, we will have to introduce the concept of nicely intersecting constel-
lations. The subgradient method with cyclic projections can be proved to
converge for nicely intersecting set systems, however it will be shown that any
constellation consisting of closed polyhedral sets with nonempty intersection
is nicely intersecting, furthermore any set systems consisting of closed convex
sets with bounded intersection is nicely intersecting as well.
The new algorithm contains the original constrained subgradient method and
the method of cyclic projections as subcases. It provides an extremely general
new method to compute the projection of an arbitrary point of the space onto
a polyhedral set with respect to an arbitrary norm.
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3.1 General Convergence
While studying the convergence of optimization algorithms, the following sim-
ple, but often useful theorem will be needed. We do not state it in its full
generality, but in a simplified form suitable for our means (cf. [Minoux 1986]
Chapter 2):
Theorem 3.1.1 (Zangwill 1969) Let X be a topological vector space, Y ⊆
X a subset of it, f : X −→ X a continuous map and (xn)∞n=1 the sequence
defined by
xn+1 = f(xn).
Assume that the following conditions hold:
(1) There is a compact subset of X containing all xn.
(2) There exists a function of descent z : X 7→ R satistfying
(a) x 6∈ Y =⇒ z(f(x)) < z(x),
(b) x ∈ Y =⇒ z(f(x)) ≤ z(x);
then the limit of any convergent subsequence of (xn)∞n=1 is in Y .
3.2 Lagrangian Duality
Normally, constrained problems are harder to solve than unconstrained ones.
An established approach for solving costrained problems is to introduce dual
variables for a subset of constraints and optimize the dual problem.
For proofs of the theorems in this section, the interested reader is referred to
[Bazaraa, Sherall and Shetty 1993].
Suppose that we are given a domain X ⊆ Rk and functions f : X −→ R,
g1, . . . gl : X −→ R and h1, . . . hm : X −→ R. Let the primal problem be given
by:
minimize f(x)
s.t gi(x) ≤ 0 ∀i ∈ {1, . . . , l}
hi(x) = 0 ∀i ∈ {1, . . . ,m}
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Then the Lagrange function is defined by
 L(x,λ,µ)
def
= f(x) +
l∑
i=1
λigi(x) +
m∑
i=1
µihi(x)
The dual objective function is given by
f ∗(λ,µ) def= inf{ L(x,λ,µ) | x ∈ X}.
It is a simple fact that f ∗ is concave (without making any assumptions about
f). The dual problem is
maximize f ∗(λ,µ)
s.t λi ≥ 0 ∀i ∈ {1, . . . , l}
The proof of the following well-known fact is very simple:
Theorem 3.2.1 (Weak duality) Let x be a feasible solution of the primal
problem, λ,µ a feasible solution of the dual problem, then the following in-
equality holds:
f(x) ≥ f ∗(λ,µ).
Of course, in general, the optimal values of the primal and dual problems are
not equal, even in the case of convex objective and contraint functions.
Theorem 3.2.2 (Slater condition) Let the domain X be a nonempty closed
convex subset of Rn. Assume that all involved functions f, g1, . . . , gl are convex,
moreover h = (h1, . . . , hm) is an affine linear map, that is given by
h(x) = Ax + b
where A is matrix of suitable size. Additionally assume that there is vector
x ∈ X with g(x) < 0 and that the zero vector is in the interior of h(X) def=
{h(x) | x ∈ X}. Then the following statements are true:
(1) The optimal values of the primal and dual problems are equal.
(2) If the primal optimum is finite then the optimum of the dual is attained
at (λ,µ) with λ ≥ 0. If the optimum of the primal problem is attained
at x, then λTg(x) = 0 holds.
The concept of saddle point is also useful for studying the relationship between
the primal and dual problem.
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Definition 3.2.3 (Saddle point) (x,λ,µ) ∈ X×Rl≥0×Rm is called saddle
point of the Lagrange function  L, if
 L(x,λ′,µ′) ≤  L(x,λ,µ) ≤  L(x′,λ,µ)
holds for all (x′,λ′,µ′) ∈ X × Rl≥0 × Rm.
Theorem 3.2.4 (Saddle point optimality) For (x,λ,µ) ∈ X ×Rl≥0×Rm
the following statements are equivalent:
(1) (x,λ,µ) is saddle point of  L.
(2) x and (λ,µ) are optimal solutions of the primal and the dual problem
with equal value (That is f(x) = f ∗(λ,µ)).
(3) (a)  L(x,λ,µ) = min{ L(x′,λ,µ) | x′ ∈ X},
(b) g(x) ≤ 0, h(x) = 0 and
(c) λTg(x) = 0.
Definition 3.2.5 (Karush-Kuhn-Tucker-Point) Assume that f ,g and h
are differentiable functions. Let x be a feasible solution of the primal prob-
lem. If there are λ ∈ Rl≥0 and µ ∈ Rm with
∇f(x) =
l∑
i=1
λi∇gi(x) +
m∑
i=1
µi∇hi(x) = 0
and
λTg(x) = 0,
then x is called Karush-Kuhn-Tucker-Point.
The following theorem gives necessary and sufficient condition for a point being
saddle point:
Theorem 3.2.6 (Karush, Kuhn and Tucker) Assume that X is nonemp-
ty and open, f and g are convex and differentiable and h is affine.
(1) If x is a Karush-Kuhn-Tucker-point then it is the first component of a
saddle point.
(2) If x is and interior point of X and it is the first component of a saddle
point, then it is a Karush-Kuhn-Tucker-point.
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3.3 Subgradient Method
Definition 3.3.1 (Subgradient) Let f : Rn −→ R be a convex function. A
vector v ∈ Rn is called subgradient of f at x0 if for all x ∈ Rn holds
f(x) ≥ f(x0) + vT (x− x0).
For a concave function f , v is called subgradient of f at x0 if for all x ∈ Rn
holds:
f(x) ≤ f(x0) + vT (x− x0).
The notion of subgradient generalizes that of the ordinary gradient: if f is
differentiable in an open neighborhood of x0, then the gradient is the only
subgradient.
Theorem 3.3.2 Let X ⊆ Rn nonempty and compact, f : Rn −→ R, h :
Rn −→ Rm continous functions,
Θ(λ)
def
= inf
x∈X
{f(x) + λTh(x)}
and
M(λ)
def
=
{
x ∈ X | x minimizes f(x) + λTh(x)} .
If x ∈M(λ) for some λ ∈ R≥0, then h(x) is a subgradient of Θ(λ).
The interested reader is referred to [Bazaraa, Sherall and Shetty 1993] Theo-
rem 6.3.4 for a proof. uunionsq
Subgradient methods can be used to optimize non-differentiable objective func-
tions that have a subgradient at each point of the domain of f . The constrained
subgradient method can be used for optimizing f over a closed convex set
X ⊆ Rn. The subgradient algorithm requires a positive zero-series (ρk) with
divergent sum (For example ρn =
1
n
is a suitable series) for provable conver-
gence.
Constrained subgradient method
Input: A convex function f : Rn −→ R and a convex set X ⊆ Rn.
Output: Sequence (xn) ∈ (Rn)N containing a subsequence converging to a
minimum of f in X.
Let piX denote the orthogonal projection onto X.
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©1 Set k = 0, choose an arbitrary starting point x0
©2 Compute a subgradient gk of f at xk, stop if gk = 0.
©3 Let
xk+1 = piX
(
xk − ρk gk||gk||
)
©3 Increase k and go to ©2
Theorem 3.3.3 ([Ermoliev 1966],[Polyak 1967]) Let f : Rn −→ R be a
convex function, X ⊆ Rn a closed convex set so that either X is bounded or
f(x) → ∞ for ||x|| → ∞. Let (ρk) ∈ RN>0 be a positive zero sequence the sum
of which tending to ∞. Then the constrained subgradient algorithm generates
a sequence that has a subsequence tending to a minimum of f . uunionsq
For a proof, see also [Minoux 1986] Theorem 4.9. Note that since the sub-
gradient of the dual function with respect to some constraints can be easily
computed by Theorem 3.3.2, the subgradient method can be used to optimize
the dual function of a constrained optimization problem. To maximize concave
functions, only step ©3 is to be modified: the substraction of the renormalized
subgradient must be replaced by addition.
3.4 The Cyclic Coordinates Method
The method of cyclic coordinates (also called the method of cyclic relaxation in
[Minoux 1986] Section 4.4.1) is a simple method for minimizing convex func-
tions over Rn or over a box. This method consists of successively minimizing
one component of the vector while leaving all other components fixed. It is not
very efficient in general, but performs well if the effect of the variables on the
objective function interact weakly among themselves. The linear convergence
of this method was established in [Luo and Tseng 1992] for a large class of
objective functions. Here we describe this result.
Let f : Rn −→ R∪ {±∞} and b < b ∈ Rn. The method of cyclic coordinates
is an iterative method consisting of steps of the following form:
xk+1 ← arg min
bi≤x≤bi
f(xk1, . . . ,x
k
i−1, x,x
k
i+1, . . . ,x
k
n)
The only requirement made on the choice of the coordinates to be optimized
is that there has to be an integer B such that every coordinate is optimized at
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least once in every B successive iterations. This is the so called almost cyclic
rule.
Theorem 3.4.1 ([Luo and Tseng 1992]) Let f : Rn −→ R ∪ {±∞} be a
proper closed convex function1 of the form
f(x) = g(Ex) + 〈c,x〉
where g : Rm −→ R ∪ {±∞} is a proper closed convex function and E is an
m × n matrix having no zero column. Let b < b ∈ Rn and X def= {x | b ≤
x ≤ b}. Let X∗ denote the set of vectors minimizing f over X. Furthermore,
assume that:
(1) X∗ 6= ∅.
(2) The effective domain D = {x ∈ Rm | g(x) < ∞} of g is open and g is
strictly convex and twice continuosly differentiable over D.
(3) ∇2g(Ex∗) is positive definite for each x∗ ∈ X∗.
Then the method of cyclic coordinates (using any almost cyclic rule) generates
a sequence which converges at least linearly to an element of X∗. uunionsq
The following easy corollary can be formulated:
Corollary 3.4.2 Let f : Rn −→ R be a strictly convex and twice continously
differentiable function. Let b < b ∈ Rn and X def= {x | b ≤ x ≤ b}. The
method of cyclic coordinates (using any almost cyclic rule) generates a sequence
which converges at least linearly to arg min
x∈X
f(x). uunionsq
3.5 The Method of Cyclic Projections
Let C = {C1, . . . , Cm} be a system of closed convex sets in Rn with nonempty
intersection I and orthogonal projections pii to Ci (we assume that pii are
relatively efficiently evaluated for each x ∈ Rn). To find an element of I, the
following simple method was proposed in [Cheney and Goldstein 1959]:
1See [Rockafellar 1997]. In particular, every real valued convex function Rn −→ R is
proper closed convex.
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Method of cyclic projections
Input: A system C = {C1, . . . , Cm} of closed convex sets in Rn and x0 ∈ Rn
Output: Sequence (xk) with lim
k→∞
d(xk, I) = 0.
©1 k ← 0
©2 xk+1 ← piC1 ◦ · · · ◦ piCm(xk)
©3 increase k and go to ©2
The sequence becomes stationary if an element of the intersection is reached,
which is not necessarily the case, even if the sets are compact polyhedrons. The
convergence of the method may be excessively slow, but it may be practically
useful under certain circumstances.
Theorem 3.5.1 ([Cheney and Goldstein 1959]) For a family of closed
convex sets with nonempty intersection I and initial vector x0 ∈ Rn, the method
of cyclic projections generates a sequence (xk)∞k=1 converging to a point in I.
The algorithm of cyclic projections has been modified in [Dykstra 1983],
[Han 1988] and [Boyle and Dykstra 1986] to generate the projection of x1 on-
to I. The methods presented there are not particularly efficient but may be
useful if there is no special purpose algorithm because the structure of the
intersection is somewhat arbitrary.
For our purposes – to use them in the projection step of the constrained sub-
gradient method – the above projections are not really useful: they are quite
slow and it turns out that the computation of an exact projection is often an
overkill. Instead we will develop a common generalization of the method of
cyclic projections and the constrained subgradient method fitting our practical
needs. The generalized method contains the constrained subgradient method
and the method of cyclic projections as subcases and yields a general method
for computing the projection onto the intersection with respect to any norm.
3.6 Nicely Intersecting Constellations
Although the method of cyclic projection does not need special assumptions
about the sets it is applied to, our generalized method is more sensible to
pathological cases and needs that the system of sets satisfies a certain property
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(“being nicely intersecting”) in order to converge. This property will turn out
to be not too restrictive: for example any family of closed convex sets with
bounded intersection or any family of polyhedrons possesses it.
Definition 3.6.1 Let C = {C1, . . . , Cm} be a system of subsets of in Rn with
intersection I
def
=
m⋂
i=1
Ci. For  > 0, let d(, C) be the supremum of all δ ≥ 0 for
that the following implication holds for all x ∈ Rn
d(x, Ci) ≤ δ ∀i ∈ {1, . . . ,m} =⇒ d(x, I) ≤ . (3.1)
We say that C is a nicely intersecting constellation if d(, C) > 0 for all
 > 0.
Proposition 3.6.2 Let C1 be a compact set and C2, . . . , Cm closed sets of Rn,
then {C1, . . . , Cm} is a nicely intersecting constellation.
Proof: Assuming the converse, there is a positive  and sequence (xk) with
d(xk, Ci)→ 0 ∀i ∈ {1, . . . ,m},
and
d(xk, I) > . (3.2)
We can deduce by the compactness of C1 that x
k is bounded. So it has
a subsequence whose limit is contained in I by its closedness, contradicting
(3.2). uunionsq
However, the compactness of at least one set is crucial. There are examples
of pairs of two closed convex sets in 3-dimensional space that are not nicely
intersecting. For example, let C1 be the halfspace {(x, y, z) | x ≤ 0, y, z ∈ R},
and C2 the closure of the convex hull of {(0, 0, z) | z > 0} ∪ {x, 1, 1/x | x ∈
(0, 1]}.
Lemma 3.6.3 Let C = {C1, . . . , Cm} be a family of closed convex sets with
nonempty intersection I that is not nicely intersecting. Then for each vector
c ∈ I, there is a ray c + R≥0d contained in I. Furthermore, if every subcon-
stellation of C is nicely intersecting then for each i ∈ {C1, . . . , Cm}, there is a
sequence (xk) disjoint to Ci such that
xk − c
‖xk − c‖ →
d
‖d‖ .
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Proof: We can assume without loss of generality that c = 0 ∈ I. Since the
constellation is not nicely intersecting, there is  > 0 and a sequence (yk) with
d(yk, C)→ 0 ∀C ∈ C
and
d(yk, I) > . (3.3)
We can assume that (yk) is not bounded, otherwise we can finish the proof like
in Proposition 3.6.2. Consider the set
{
yk
‖yk‖ | k ∈ N
}
. Since it is bounded, it
has an accumulation point d, so we can assume without loss of generality that
yk
‖yk‖ → d. Now we can easily deduce by the first assumption and using the
convexity of the sets that the ray R≥0d is contained in any C ∈ C. Let us as-
sume that every subconstellation of C is nicely intersecting and i is an arbitrary
index in {1, . . . ,m}. Then there is an index K ∈ N such that d(yk, ⋂
j 6=i
Cj) < .
Let pi denote the projection onto
⋂
j 6=i
Cj. So we have d(pi(y
k),yk) <  and
therefore pi(yk) is not in Ci otherwise it would be in I contradicting (3.3).
Hence, (pi(yk))∞i=1 is a sequence fitting the second statement. uunionsq
An immediate consequence of this is the following corollary:
Corollary 3.6.4 A family of closed convex sets with bounded intersection is
a nicely intersecting constellation. uunionsq
The obvious proof of the following proposition is left to the reader:
Proposition 3.6.5 Let C = {C1, . . . , Cm} be a nicely intersecting constella-
tion of sets, and X1, . . . , Xk ⊆ C with
m⋃
i=1
Xi = C, then {
⋂
C∈X1
C, . . . ,
⋂
C∈Xk
C}
is a nicely intersecting constellation. uunionsq
Proposition 3.6.6 Let C = {C1, . . . , Cm} be a family of sets in Rn then {C1×
R, . . . , Cm×R} is a nicely intersecting constellation of sets in Rn+1 if and only
if C is a nicely intersecting constellation.
Proof: One can easily see that for a vector x = (x1, . . . ,xn+1) ∈ Rn+1 and
any set C ⊆ Rn holds: d(x, C × R) = d((x1, . . . ,xn), C) and(
m⋂
i=1
Ci
)
× R =
m⋂
i=1
(Ci × R)
These two observations easily imply the desired result. uunionsq
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Lemma 3.6.7 Let C = {C1, . . . , Cm} be a family in Rn consisting of closed
half-spaces. Then C is a nicely intersecting constellation.
Proof: We proceed by induction on n+m. The statement is trivial for n ≤ 1
or for m = 1. So, we can assume min{n,m} ≥ 2. Then, by Lemma 3.6.3,
there is a ray R = c + R≥0d contained in
m⋂
i=1
Ci. Moreover, for each i, there
are points (xk) ∈ Rn \ Ci with
lim
k→∞
xk = d
whose direction relative to c tends to that of R, but are not in Ci. This is only
possible if the ray is orthogonal to the normal-vector of each Ci. Therefore, the
line of R is fully contained in all Ci. So we can rotate the whole constallation
so that the line of R becomes the last coordinate achse and C can be written
as
C = {C ′1 × R, . . . , C ′m × R}.
which implies the that C is nicely intersecting by the induction assumption
and Lemma 3.6.6. uunionsq
This lemma and Proposition 3.6.5, trivially implies the following important
corollary:
Corollary 3.6.8 Any family of closed convex polyhedral sets is a nicely inter-
secting constellation. uunionsq
3.7 Subgradient Method with Cyclic Projec-
tions
In order to prove the convergence of the new version of the subgradient method,
we will need a generalized version of the ordinary constrained subgradient
method:
Generalized subgradient method
Input: A convex function f : Rn −→ R and a contraction pi : Rn −→ Rn
with fixpoint x.
Output: Sequence (xk) with lim inf
k→∞
f(xk) ≤ f(x).
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Let (ρk) be a sequence of positive numbers converging to zero with divergent
sum. We define
n(x)
def
=
{
x
‖x‖ if x 6= 0
0 otherwise
.
©1 Set k = 0 and choose an arbitrary starting point x0.
©2 Compute a subgradient gk of f at xk.
©3 Let xk+1 = pi(xk − ρkn(gk)).
©4 Increase k and go to ©2
The proof of the following theorem is a straightforward generalization of that
of Theorem 3.3.3, but it is included here for the sake of completeness.
Theorem 3.7.1 Let f : Rn −→ R be a convex function, a contraction pi :
Rn −→ Rn with fixpoint x. Then the generalized subgradient method generates
a sequence with lim inf
k→∞
f(xk) ≤ f(x).
Proof: If gk = 0 for infinitely many indices, then each corresponding xk is a
minimum of f over Rn and therefore they form a subsequence with f(xk) ≤
f(x) and the statement of the theorem is clear.
So, we can assume without loss of generality that gk 6= 0 for all k ∈ N.
We have to show that for each positive  and N ∈ N, there is a k > N such
that f(xk) ≤ f(x) + . Assume the converse. That is for each k > N holds
f(xk) > f(x) + . (3.4)
Because of the continuity of f , there is δ > 0 such that
‖y − x‖ ≤ δ =⇒ f(y) ≤ f(x) + .
Let us define
x˜k
def
= δ
gk
‖gk‖ + x.
Obviously, ‖x˜k − x‖ = δ and hence f(x˜k) ≤ f(x) + , so by the definition of
gk holds:
〈gk, x˜k − xk〉 ≤ f(x˜k)− f(x) < 0. (3.5)
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Now, using that pi is a contraction and x is a fixpoint of pi we see:
‖xk+1 − x‖ = ‖pi(xk − ρk g
k
‖gk‖)− pi(x)‖ ≤ ‖x
k − ρk g
k
‖gk‖ − x‖.
So we get:
‖xk+1 − x‖2 ≤ ‖xk − x‖2 + ρ2k − 2ρk〈
gk
‖gk‖ ,x
k − x〉.
Using
〈gk,xk − x〉 = 〈gk,xk − x˜k + δ g
k
‖gk‖〉 = 〈g
k,xk − x˜k〉+ δ‖gk‖
and (3.5) we obtain:
‖xk+1−x‖2 ≤ ‖xk − x‖2+ρ2k+2ρk〈
gk
‖gk‖ , x˜
k−xk〉−2δρk ≤ ‖xk − x‖2+ρk(ρk−2δ).
Since ρk → 0, there is a N < K ∈ N such that K ≤ k =⇒ ρk ≤ δ and therefore
for each k ≥ K holds:
‖xk+1 − x‖2 ≤ ‖xk − x‖2 − δρk.
Summing these inequalities starting with K yields for any j ∈ N:
δ
k+j∑
k=K
ρk ≤ ‖xk − x‖2 − ‖xK+j+1 − x‖2 ≤ ‖xk − x‖2
contradicting
∑
ρk →∞. uunionsq
Lemma 3.7.2 Let C ′ ⊆ C be a closed convex sets in Rn, pi the L2-projection
onto C and x ∈ Rn. Then the following inequality holds:
d(pi(x), C ′)2 ≤ d(x, C ′)2 − d(pi(x),x)2 (3.6)
Let y be the L2-projection of x onto C
′. Since C is convex and pi is the
L2-projection onto C, we have:
〈pi(x)− y, pi(x)− x〉 ≤ 0,
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hence:
‖x− y‖2 = ‖x− pi(x) + pi(x)− y‖2 =
‖x− pi(x)‖2 + ‖pi(x)− y‖2 − 2〈pi(x)− y, pi(x)− x〉 ≥
‖x− pi(x)‖2 + ‖pi(x)− y‖2
Therefore,
d(pi(x), C ′)2 ≤ d(pi(x),y)2 ≤ d(x,y)2− d(pi(x),x)2 = d(x, C ′)2− d(pi(x),x)2.uunionsq
Proposition 3.7.3 Let C = {C1, C2, . . . , Cm} be a nicely intersecting constel-
lation of convex sets in Rn with
I
def
=
m⋂
i=1
Ci 6= ∅,
denote by pii the L2-projection onto Ci and let us define
p˜ii
def
= pii ◦ pii−1 ◦ · · · ◦ pi1,
where p˜i0 is the identity function of Rn. Let pk be a sequence of vectors in Rn
such that ‖pk‖ tends to 0. Let x1 be an arbitrary point of Rn and the sequence
(xk) defined inductively by
xk+1
def
= p˜im(x
k) + pk.
For all A > 0, there is a β(A, C) such that for each zero sequence (pk) satisfying
‖pk‖ ≤ β(A, C) ∀k ∈ N
holds that if d(x1, I) ≤ A, then
lim
k→∞
d(I,xk) = 0. (3.7)
Proof: We define
δ(A, , C) def= 1
2
min
(
1, ,
(
d( 
2
, C))2
m2(2A+ 1)
)
and
β(X, C) def= δ(A,A, C).
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Let M() be defined by
‖pk‖ < δ(A, , C) ∀k > M().
The following simple corollary of Lemma 3.7.2 will be handy:
Claim A: For each k ∈ N and i < j ∈ {0, . . . ,m} holds:
d(p˜ii(x
k), I) ≥ d(p˜ij(xk), I).
Proof of Claim A: It follows by a straightforward induction on j − i using
Lemma 3.7.2 applied to I ⊆ Cj−1 and xk. uunionsq
Let  > 0 be arbitrary. We want to show that there is an index K so that
d(xk, I) ≤  for all k > K. For this reason, the following claim should be
proved:
Claim B: For each k with k > M() and 
2
< d(xk, I) ≤ A holds:
d(xk+1, I)
2
< d(xk, I)
2 − 1
2
(
d( 
2
, C)
m
)2
.
Proof of Claim B: There is an i such that d(p˜ii(x
k), p˜ii+1(x
k)) > d( 
2
, C)/m,
otherwise for all i ∈ {1, . . . ,m} holds:
d(xk, Ci) ≤ d(xk, p˜ii(xk)) ≤
i∑
j=1
d(p˜ij−1(xk), p˜ij(xk)) ≤
jd( 
2
, C)
m
≤ d(/2, C)
contradiciting the definition of d( 
2
, C).
According to Lemma 3.7.2, we can write:
d(p˜im(x
k), I)
2 ≤ d(xk, I)2 −
m∑
i=1
d(p˜ii−1(xk), p˜ii(xk))
2 ≤ d(xk, I)2 −
(
d( 
2
, C)
m
)2
By the triangle inequality, we can write:
d(xk+1, I)
2 ≤ (d(p˜im(xk), I) + ‖pk‖)2 =
d(p˜im(x
k), I)
2
+ 2‖pk‖d(p˜im(xk), I) + ‖pk‖2 ≤
d(xk, I)
2
+ ‖pk‖ (d(p˜i(xk), I) + ‖pk‖)− (d( 2 , C)
m
)2
≤
d(xk, I)
2
+
(
d( 
2
, C))2
2m2(2A+ 1)
(2A+ 1)−
(
d( 
2
, C)
m
)2
≤
d(xk, I)
2 − 1
2
(
d( 
2
, C)
m
)2
.
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So we have finished the proof of Claim B. uunionsq
Claim C: Assume that A ≥ , d(xK , I) ≤ A, and ρk < δ(A, , C) then for any
k ≥ K one of the following two cases is possible:
d(xk, I) ≥ 
2
and d(xk+1, I) < d(xk)− 1
2
(
d( 
2
, C)
m
)2
(3.8)
d(xk, I) <

2
and d(xk+1, I) < . (3.9)
Proof of claim C: Let us proceed by induction on k. If we have shown the
statement for k, then it implies d(xk+1) ≤ A by A ≥  . So we can generally
assume d(xk) ≤ A for k > K.
• If d(xk, I) ≥ 
2
, then d(xk+1, I) < d(xk) follows from Claim B.
• If d(xk, I) < 
2
, then by Claim A and the triangle inequality, we have:
d(xk+1, I) ≤ d(p˜im(xk), I) + ‖pk‖ ≤ d(xk, I) + 
2
≤ .
Proving the claim. uunionsq
Now we come to the proof of the proposition. Since ρk < β(A, C) = δ(A,A, C)
and x1 ≤ A, we see by Claim C, that d(xk, I) ≤ A for each k ∈ N. Let M()
be an index, such that ρk < δ(A, , C) for each k > M(). Therefore, again by
Claim C, we see that for every positive  < A if there is an index K > M()
with d(xK , I) ≤  then the d(xk, I) ≤  holds for each k > K. We only have
to prove that for each positive  there exists such a K. Assume the contrary.
We can apply Claim C to the sequence beginning at xM() again and again i
times, so we have for all i ∈ N:
d(xM()+i, I)
2 ≤ d(xM(), I)2 − i
2
(
d( 
2
), C
m
)2
.
which would mean d(xM()+i, I)
2
< 0 after 2
(
md(xM(),I)
d( 
2
)
)2
+1 steps. uunionsq
Subgradient method with cylic projections
Input: A convex function f : Rn −→ R and I ⊆ Rn which is the intersec-
tion of a nicely intersecting collection {C1, . . . , Cm} of closed convex
sets.
Output: Sequence (xn) in Rn.
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Let pi
def
= pi1 ◦ · · · ◦ pim, where pii denotes the L2-projection onto Ci. We define
n(x)
def
=
{
x
‖x‖ if x 6= 0
0 otherwise
.
©1 Set k = 0, choose an arbitrary starting point x0
©2 Compute a subgradient gk of f at xk.
©3 xk+1 ← pi(xk − ρkn(gk))
©4 Increase k and go to ©2
Now we come to the main result of this section:
Theorem 3.7.4 Let f : Rn −→ R be a convex function. C = {C1, . . . , Cm}
a nicely intersecting constellation of closed convex sets in Rn, with nonempty
intersection I. Let (ρk) be a zero sequence of positive numbers with divergent
sum. Assume that either lim
x→∞
f(x) =∞ or Cm is bounded, then the subgradient
method with cyclic projections generates a sequence (xk) that has a subsequence
(x′k) tending to an optimum of f in X.
Proof: Let pi
def
= pi1◦· · ·◦pim, where pii denotes the L2-projection onto Ci (which
is a contraction by [Minoux 1986]). pi is a contraction since it is the composition
of contractions. Therefore the subgradient method with cyclic projections is a
special case of the generalized subgradient method introduced at the beginning
of this section. On the other hand side, note that the situation assumed here
fits the conditions of Proposition 3.7.3 where the scaled subgradients ρkg
k are
the perturbation vectors pk and our sequence xk.
Claim A: lim
k→∞
d(xk, I) = 0.
Proof of claim A: If Cm is bounded, then the sequence (x
k) is bounded since
d(xk, Cm) ≤ ρk → 0 and therefore we can choose K such that
ρk ≤ β(sup
i∈N
d(xk, I), C) ∀k > K
and Proposition 3.7.3 implies that d(xk, I)→ 0.
So we can assume that lim
x→∞
f(x) = ∞. Let x be an arbitrary vector of I, so
it is a fixpoint of pi and therefore lim inf
k→∞
f(xk) ≤ f(x) implying that infinitely
many vectors of (xk) are in
S
def
= {y ∈ Rn | f(y) ≤ f(x) + 1}
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which is a bounded set and therefore
A
def
= sup
y∈S
d(y, I)
is a finite value. Now Proposition 3.7.3 implies that if we choose K ∈ N such
that ρk ≤ β(A, C) holds for every k > K and xK ∈ S then
d(xk, I)→ 0
proving claim A. uunionsq
Theorem 3.7.1 implies that the generated sequence (xk) contains a subsequence
(x′k) with
lim inf
k→∞
f(x′k) = inf
x∈I
f(x).
Now we show that (x′k) is bounded. If Cm is compact, then d(x
′
k, I) ≤
d(x′k, I) < ρk → 0 implies that (x′k) is bounded. So we can assume that
lim
x→∞
f(x) =∞. This means that
S
def
=
{
y ∈ Rn | f(y) ≤ 1 + inf
y∈I
(f(y))
}
is bounded and missed by only finitely many elements of (x′k) showing that
(x′k) is bounded.
So there is a convergent subsequence (x′′k) of (x
′
k) with limes x
′′
k ∈ I and
f(x) ≤ lim inf
k→∞
f(x′′k) = inf
x∈I
f(x), hence lim
k→∞
x′′k is a minimum of f over I. uunionsq
Note that the subgradient method with cyclic projections generalizes the or-
dinary constrained subgradient method: the case of |C| = 1. It can also be
regarded as a generalization of the method of cyclic projections: the case of
constant f .
Moreover it gives rise to a projection algorithm to determine the projection of
vector x onto the intersection of a nicely intersecting constellation of closed
convex sets assuming that we can easily project to any of the sets by applying
the method to the objective function
f(y)
def
= d(x,y),
This method is more general than that of in [Dykstra 1983] and [Han 1988],
since it can be used with the distance function of an arbitrary norm not on-
ly with that of ‖.‖2. The result in [Dykstra 1983] and [Han 1988] has been
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genaralized to Hilbert spaces in [Boyle and Dykstra 1986], but it still assumes
that the norm to be minimized is induced by a scalar product. Our algorithm
does not need this assumption, since the objective function can be an arbitrary
convex function, which is true in the case of arbitrary norms.
62 CHAPTER 3. TOOLS FROM NONLINEAR OPTIMIZATION
Chapter 4
Weighted Laplacian in Chip
Design
4.1 Introduction
Several interesting large-scale combinatorial and geometric optimization prob-
lems arise from the physical design of very large scale integrated cicrcuits. Here
we will focus on one of the most central problem: the combined performance
constrained placement and timing optimization problem, the goal of which is
to determine positions and sizes for the gates of a chip so that the wire-length
is minimized subject to additional constraints. In this exposition we will only
focus on the constraints coming from timing requirements.
There are two main sections: methods for optimizing the placement subject to
timing restriction, the other is the gate- and wire-sizing. Eventually, we will
discuss the problems arising from their unification.
For the performance driven placement, we will present an approach based
on the subgradient method in which the weighted Laplacian is the central
object at two completely different places. The quadratic form describing the
intermediate objective function is given by a weighted Laplacian matrix of the
gate graph. On the other hand, the weighted Laplacian of the same graph is a
central object of the algorithm for projecting the dual variables. Although the
graphs are the same, the weights differ and the weighted Laplacians occur in
completely different contexts, but play central roles in the two most essential
parts of the algorithm.
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The nodes of the gate graph are the small elementary building blocks the cir-
cuit is built from. Two nodes are incident if the gates are connected by a wire.
The weighted Laplacian of this graph is the matrix of the quadratic form of
the overall weighted quadratic arc-length of the chip. (This model subsums
the well-known clique modell). The minimization of this function is equivalent
to solving a linear system of inequalitities involving the weighted Laplacian.
Using appropriate weights to improve the speed of the chips is an old an es-
tablished approach ([Burnstein and Youssef 1985] and [Tsay and Koehl 1991])
However the choice of the weights remained mostly heuristical, and the ques-
tion was handled purely experimentally. The present thesis puts this problem
into a mathematically well-founded framework which allows for generating
weights in a manner which results in a method with provable convergence
to an optimal solutions: the netlength is minimized while meeting all tim-
ing constraints while the disjointness of the cells is ignored. The main tools
in our treatment are Lagrangian duality and the subgradient method. Simi-
lar methods were already applied to the problem of gate- and wire-sizing in
[Chen, Chu and Wong 1999].
We will discuss the Lagrangian relaxation and constrained subgradient method
based approach for the gate- and wire-sizing as well. The computation of
the subgradient consists of the solution of another constrained minimiza-
tion problem for a weighted sum of area and delay. Several authors (e.g.
[Chu and Wong 1999]) have proposed a simple local optimization method, the
so called local refinement (or cyclic coordinates method) to solve this and sim-
ilar problems. In fact the linear convergence of this method follows from the
general result of [Luo and Tseng 1992]. However, [Chu and Wong 1999] have
given explicit error estimations and a new proof for this the special case of
timing graphs with tree topologies. Their result has been further extended in
[Langkau 2000]. In section 4.4.8, we will present a simpler proof and similar
error estimations for a much more general case.
An important constituent of the Lagrangian-based subgradient method is a
projection step to the space of nonnegative flows on the timing graph. The
most successful exact algorithm for solving this problem is a generalized new-
ton method applied to the dual problem. The complication is that the dual
function is not always twice differentiable. The fastest known method for this
problems in [Ibaraki, Fukushima and Ibaraki 1991] approximates the Hessian
by suitably weighted Laplacians.
However, we have seen in Section 3.5 that an exact projection is not needed.
We can successively project to the flow space and then to the quadrant of
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nonnegative vectors which can be performed much more efficiently while still
getting the same guarantees for convergence as before.
First, we will consider the problem of placing the gates while neglecting the
disjointness constraints. Fortunately, the method can be easily integrated with
tools that ensure disjointess of the placement. Of course, in this case optimality
can not be guaranteed anymore.
Another important extension is the integration with gate- and wire-sizing.
Since both methods use the same framework, they can be integrated without
problems. Altough both of them are convex, the combined problem is noncon-
vex and it is unclear whether it can be transformed to a convex one. It is also
an open question whether the combined method converges to some optimum.
4.2 Basics and Notation
In order to specify the arising optimization problems and their solutions ex-
actly, we will need formal notation of the instances occuring in the physical
design process of chips.
4.2.1 The Netlist
A chip is typically composed of a large number of small building blocks: so
called gates. They are to be connected by wires. At the start of the physical
design the physical layout of wires and gates is not fixed, just the abstract
topology of the network. Each gate has a prescribed number of input and
output pins. They are the connection points for the wires. At the end of
the design process, the wires are realized by metal shapes depending on the
physical layout of the gates chosen in the layout phase. However, the number
and logical context of the pins is given at the start of the physical design. The
pins are partitioned into classes called nets. Two pins being in the same net
means that they must be connected by a wire in the resulting design, whereas
pins in different nets are not allowed to be connected electrically, otherwise
logical failures or short circuits may arise. Normally each net has a driving
(source) pin where the electric signal starts and several driven (sink) pins
where the signals enter a new gate or leave the chip. The driving (driven) pins
of a gate are called output (and input) pins of the gate. The fanout of the
source pin of a gate is the set of the driven pins in the same net. Sometimes
we also use the same word to denote the size of this set.
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Therefore, the netlist can be modelled by two hypergraphs on the set of pins:
the set system of the gates, and that of the nets. One must note that current
physical design systems change the netlist of the circuits while maintainig the
invariant of logical equivalence to the reference netlist.
4.2.2 An Overview of Objectives
The objectives of the physical design process are manifold: first of all: the
gates must be placed disjointly so that they fit into the prescribed area. The
wires must be realized correctly, without short circuits, too. Moreover, the
electric signals must obey a large number of timing specifications: the chip
must run at specified frequencies while communicating with its neighbourhood
within specified response times and signal shapes. Besides that, the yield (the
percentage of functioning chips on a wafer) is to be maximized and power
consumption is to be minimized.
This large number of sometimes conflicting objectives and constraints is im-
possible to be optimized and met in one single optimization pass. Therefore
the physical design is typically divided into parts, each of them optimizing a
different aspect of the chip. However, simultaneous optimization of different
goals has the advantage of producing higher quality solutions in general.
Perhaps the most serious bottleneck in the VLSI physical design process is
timing closure, that is producing a layout meeting the timing specifications.
On easy chips this is a simple routine, but on more complicated designs it can
involve a lot of manual work, resynthesis of whole parts of the logic or even
reconsidering the specifications.
In our work, we will concentrate on methods improving the timing behaviour
of the chip that are based on solely manipulating the physical layout of the
given netlist without changing the graph significantly. Most notably:
• placement of gates,
• changing the size of gates
• changing the size, type and physical layout of wires
• insertion of repeater trees.
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Up to the last operation, the insertion of buffering trees, the above operations
do not change the netlist. However as feature sizes continue to shrink, the
insertion of repeaters gains on importance. Nearly optimal buffering can be
viewed as an indispensible and necessary constituent of the layout process.
Moreover, buffering today tends to be viewed as part of the routing problem.
In the routing phase, nets are mainly realized in a 3-dimensional grid. Since
current chips contain only a small number of routing layers, plane L1-Steiner
trees approximate their length and timing behaviour acceptably. However
even neglecting disjointness, the optimization of the Steiner netlength is a
hard task because the length of a Steiner tree is a non-convex function of
the terminals. Therefore the common idea is to use less accurate but convex
netlength estimations.
4.2.3 Netlength Estimations
For worst case ratio comparisons between different netlength estimations the
reader is referred to [Brenner and Vygen 2002]. Here we only give a very short
overview relevant to our exposition.
The following net-models are typically used:
(1) shortest L1-Steiner tree (nonconvex)
(2) shortest spanning tree (nonconvex)
(3) bounding box (convex)
(4) symmetric star model (convex)
(5) asymmetric star model (convex)
(6) clique model (convex)
The most accurate one is the L1-Steiner-tree model. This means that the
length of the nets estimated by the length of a shortest L1-Steiner tree on its
terminals. Its computation is NP-hard in general [Garey and Johnson 1977],
but there are very efficient exact [Warme, Winter and Zachariassen 2000] and
approximation algorithms [Arora 1996] that are fast enough for all sizes rel-
evant in chip design (that is up to 10000 terminals). Moreover, very well
working almost linear heuristics based on the sweepline method are known for
computing Steiner trees on larger instances too.
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The computation of the shortest (L1 or L2) spanning tree on the terminals
is possible in almost linear time in their number. Since its length is also
nonconvex in the coordinates of the terminals and the computation of the
Steiner is similarly fast, this estimation in not used frequently in practice.
The bounding box estimation is the perimeter of the L1-bounding box of the
terminals.
The symmetric star model is the length of the segments of the star on the
terminals and centered in the midpoint of them. The quadratic star netlength
is the sum of the squares of the length of the involved segments.
The pins of nets play different electrical roles: there is a driving (source) pin,
where the electrical signal comes from and one or more driven (sink) pins
where the signals enter the gates. Therefore the length of the star on the
sinks, centered at the source is also a natural choice for netlength estimations.
This is the asymmetric star model.
The clique model is simply the sum of the squares of L2-length of all line
segments connecting any two pins of the net. This netlength estimation is
(n− 2)s(n) where n is the number of the terminals and s(n) is the symmetric
quadratic L2-star netlength. It means especially that it can be computed in
linear time in the number of terminals. It is widely used in quadratic placement
algorithms. This fact, the above identity and its easy computability may
explain its popularity.
4.2.4 Signals and their Shapes
An electrical signal is simply a function of voltage in time. The timing analyis
of a design consists of the estimation of the arrival time and shape of the
electric signals at different points of a design.
The exact simulation [Vladimirescu 1994] of the electric signals even on small
networks is a difficult and extremely time consuming task. Although accurate
methods are used for verifying the expected timing behaviour of critical parts
of a design, for example the clock tree, it would not make much sense to use
such exect methods at the beginning of the physical design process. Besides
that, an exact simulation of combinatorial circuitry works only for a selected set
of patterns of input signals. The number of such patterns grows exponentially
with the number of possible input bits. This makes an exhaustive analysis of
the timing behaviour of a chip practically infeasible.
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A possible way to perform a crude analyis and optimization is to neglect signal
shapes completely and work with arrival times only. This approach is usable
and useful in the synthesis phase, but it tends to be too inaccurate even at the
beginning of the physical layout.
Time
Voltage
Arrival time
90%
50%
10%
VDD
A well established middle ground is to take the shapes of signals into account
but approximate them with linear functions. Altough the form of real signals
may be quite diverse, there are two basic shape types: the rising and the
falling ones. A signal is called rising (or falling) if its voltage/time function is
roughly monotone rising (or falling), respectively. However it also matters a
lot how fast the signals rise and fall. This can be quantified by the slope of the
approximating linear function (the dashed line in the picture). This quantity
is commonly called slew. The arrival time of a signal is defined to be the time
point where the voltage reaches half of the Vdd (the supplied voltage), this
is only a question of convention and equally good analysis and optimization
could be done by adopting a different one. The main point is that the space
of possibly occuring signals is reduced from an infinite dimensional to a two
dimensional one.
4.2.5 The Basics of Timing Analysis
The gates of chips can be partitioned into three different classes according to
their function:
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• Combinatorial logic
• Storage elements
• Clocking gates
Although, most computation on a chip (like adding two numbers or decoding
an instruction) is performed by the combinatorial logic, large parts of a typical
design are spent on storage elements or memory cells. They are capable of
holding information for a limited amount of time, then this information (typi-
cally a single bit) is released in form of an electrical signal and fed back to the
combinatorial logic or leaves the chip. After releasing it, the storage element
is put in a state that allows for receiving a new bit of information. Clear-
ly, this receive/release cycle must happen in a coordinated manner, otherwise
predictible complex operations on more than one bit would be very hard to
design.
The synchronisation of the memory cells is the task of the clock trees. A clock
tree is a large network consisting of wires and repaters distributing the same
periodical signal to all memory cells belonging to the same clock domain. Of
course, a chip may have different clock trees with different frequencies, even
completely asynchronous ones. Signals released from a memory cell may be
fed into cells clocked at different (but possibly synchronized) frequency.
Fact of life is that it takes some time until a signal released at pin p arrives
at pin p′. Even the shape of the signal changes during the process. Signal
propagation through gates takes time too. The task of timing analysis is to
tell whether all signals arrive in time. Typical constraints are:
• Each signal arrives at the respective memory cell early enough before it
ceases to receive information. (setup test)
• Each signal remains stable at the end of the receiving stage for a given
amount of time before the latch ceases to accept information. (hold
test)
• Some signals arrive approximately synchronously at a specified place.
• Signals communicating with the outside world do it respecting some im-
posed constraints. (I/O timing)
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For the arrival times and shapes of signals arriving at the inputs of the chip
lower and upper bounds are assumed.
Note that a setup test imposes an upper bound on the arrival time of the
signals while hold tests specify lower bounds. Since for checking the upper
bound only the latest possible relevant signal is interesting it is also called a
late mode test or late mode constraint. Similarly, the notion early mode
test or early mode constraint indicates that a lower bound is imposed on
the arrival time of some signal. Synchronicity constraints can be viewed as
simultaneously imposed late- and early-mode constraints.
4.2.6 Delay Models in Timing Analysis
In order to perform timing analysis, the transformation of the signal shapes
must be computed for each time a signal passes a gate or a piece of intercon-
nection.
The simplest timing model which disregards the shapes of the signals and
assumes uniform delay for each stage of logic is not used at all for its un-
preciseness. Even in the synthesis, fanout based rules are used, that is they
take the fact into account that an increase in the number of driven pins or
gates makes the driving stage slower.
The gain based method still ignores the shapes, but takes into account that the
gates may have different sizes. Making a gate larger makes it faster but slows
down the the stages driving it. This approach assumes a linear behaviour
in any case. It is fast to compute and sufficiently exact in a limited range,
especially for synthesis.
The cell library based approach uses a discrete set of carefully designed re-
alization of the gates. The cells of the library are partinoned into logically
equivalent classes. The cells of the same class represent logically equivalent
but physically different building blocks. The timing behaviour of the cells is
represented by a directed graph There are (typically piecewise polynomial)
transformation functions attached to each arc describing the characteristic the
output signal in dependence of the input signals at the tail.
The signals also change when running through the nets. There are estimation
of different accuracy to compute this transformation. In the synthesis the
net delays are typically neglected or assumed to be constant. In the initial
late mode optimization typically the moderately accurate, but very simple
Elmore delay model [Elmore 1948] is used. For fixed wire width and plane,
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this is a quadratic function for a two-point connection. For a nets with more
than 2 pins, it can be very efficiently computed in linear time of the number
of pins. In later design phases, delay models based on poles and residues
[Ratzlaff and Pillage 1994] are used. Post routing checking may use even more
exact simulation for the most critical nets.
4.2.7 Static Timing Analysis
Still, we can see an important property of the verificaton: The timing be-
haviour of all possible signal paths must be checked in order to verify the cor-
rect functioning of a design. The problem is that the number of such paths
is exponentional in the number of gates and nets. A complete enumeration of
possible paths is computationally infeasible even for small graphs.
Fortunately, there is a commonly applied solution to this problem. It is based
on the following idea: to check the late mode (upper bound) constraints at a
pin, only the latest arriving signals are relevant. If we assume that the shape of
the signals does not influence the arrival time dramatically, or that the shapes
of the signals arriving at a given point are similar, then we can assume that
a signal arriving earlier will never become the latest one anymore, since they
must run through the same subsequent stages as the later ones.
This means that for checking the late mode constraints, the earlier arriving
signals are irrelevant and can be eliminated. The same idea applies to the
early mode constraints. Therefore, in order to check both type of constraints
for a specific design, we must propagate only the earliest and latest arriving
signal for each pin to verify its functioning.
This idea immediately gives rise to an algorithm which verifies the timing
feasibility of a physical layout of the chip in linear time in the number of gates
and nets.
First of all, note that nets and gates implicitly specify a signal propagation
direction. In the gates, the signals propagate from the inputs to the outputs,
in the nets they propagate from the source to the sinks.1
So a directed graph (timing graph) can be extracted from the netlist which
describes the propagation of the possible electric signals on a chip.
1Under exceptional circumstances multi-directional and multi-source nets are possible.
They are in minority and do not pose any theoretical difficulty and would unnecessarily
complicate this simple introduction
4.2. BASICS AND NOTATION 73
Definition 4.2.1 (Timing Graph) The timing graph of a chip is a directed
graph on the pins of a design. It arises from the netlist using the following two
substitutions:
• For each net with driver pins D and sink pins S, add all arcs in D × S
to the timing graph.
• For each gate with input pins I and output pins O add all arcs in I ×O
to the timing graph.
To get the main idea of the static timing analysis, let us consider an acyclic
subgraph G′ of the timing graph without isolated nodes. The nodes of this
graph are pins which can be partitioned into three disjoint classes:
• Left boundary: the nodes without incoming arcs.
• Right boundary: the nodes without outgoing arcs.
• Internal nodes: the nodes with both incoming and outgoing arcs.
We can assume that we have bounds for the arrival time and shape of the
electric signals arriving at the boundary nodes. The static timing analysis
processes the nodes from the left to the right, that is the nodes are sorted
topologically and when node v is starting to be processed, all its predecessors
are already processed. To process v, its incoming arcs are considered and
propagate, which means that lower and upper bound for the arrival times and
shapes of the electric signals are computed at the head. These bounds depend
on the bounds already computed at the tail and the timing model describing
the signal transformation over the arc. After all signals are propagated to the
head, the latest and earliest ones are kept, all others are thrown away as being
irrelevant.2 At the right boundary, there are external constraints. A design is
feasible if these constraints are weaker then the propagated ones, otherwise a
timing violation is detected and must be eliminated via design changes.
Of course, the timing graph is not acyclic in general. A typical source of cycle
is the presence of clock-gating, that is if the combinatorial logic changes the
clocking behaviour of the memory cells. However, cycles normally can be treat-
ed by a two level approach: a (typically small) subset of arc is snipped (deleted
2If signal shapes play an important role, there may be several possible candidates of worst
signals. To solve this situation without propagating too many candidates, different pruning
techniques were proposed in [Lee et al. 2001] and [Vygen 2001]
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temporarily) from the timing graph so that it becomes acyclic. Heuristically
computed signal bounds are assumed at the incident nodes of the snipped arc
and the design is propagated and checked via the above algorithm. Then, for
each snipped arc the constraints are checked again. Of course, its success de-
pends on how optimal the initial bounds on the arc ends were chosen at the
beginning. If the method exits without reporting violation then there are no
problems, but if the initial bounds at the signal end were chosen unluckily,
the algorithm might cause false alarms. We note that the algorithm may be
refined so that it correctly checks the design, however it may require succe-
sive repropagation of larger parts of the design and introduce some runtime
overhead.
4.2.8 Overview of the Design Flow
Until now, we treated both type of bounds symetrically. However, lower
bounds on signal arrival times are normally much easier to be optimized than
upper bounds (that is: it is easier to make signals slower than faster). There-
fore, the typical procedure in timing optimization is to meet the late mode
constraints first. The early mode violations are eliminated at the end in a
different phase. Experience shows that they can be eliminated without in-
troducing any new late mode violations (an industrially applied solution is
described in [Schietke 1999]).
In physical design the following approach proved to be succsessful: In the first
phase, the clock trees are not built at all. Either prescribed clock arrival times
at the memory cells are specified, or the clock arrival times are left completely
variable (the latter is a more modern approach enabled by a new generation
of clock tree design tools that allow for realizing almost all reasonable target
arrival time vectors at the clock inputs of the memory cells (cf. [Maßberg 2002]
and [Held et al. 2003])). The chip is placed and the late mode constraints are
optimized with less accurate timing estimations. Then the clock arrival times
at the latches are optimized ([Albrecht 2001],[Albrecht et al. 2002],[Held 2001]
and [Held et al. 2003]) and the clock trees are built. This phase already solves
most early mode problems. Then the chip is timed using more accurate timing
models and sophisticated clock analysis tools. Remaining late and early mode
problems are solved by slower but more aggressive post-optimization tools. If
the routability is bad or there are many timing violations, then the design
cycle is repeated with different parameters. It is possible that parts of the
netlist have to be resynthesized completely, or deep logic changes have to be
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performed manually. If the timing is clean, then the chip is routed which can
introduce new timing violations. These are typically solved manually or using
special purpose post-optimization tools.
4.3 The Timing Driven Placement Problem
A crucial phase of the design cycle is the initial late mode optimization. The
quality of the solution produced in this step is essential for the success of the
whole layout process.
First, we will look at the problem of computing a power optimal placement
meeting all late mode timing constraints while all other parameters (gate sizes,
wire sizes, etc.) are fixed. We assume that only the placement of the gates
is variable (up to some prescribed ones), all other parameters are fixed. The
objective is to generate an overlap-free, routable (i.e. where each net can be
disjointly realized by wires) placement of the gates so that all late mode timing
constraints are met.
The basic idea [Wipfler, Wiesel and Mlynski 1983] of producing such place-
ments is to compute a solution with minimal netlength neglecting the dis-
jointness constraint. Then, in the so called partitioning step, the gates are
moved away from the overpopulated regions and assigned to new regions
that are placed recursively in the subsequent steps. This is a standard ap-
proach adopted by many authors ([Kleinhans et al. 1991],[Vygen 1996] and
[Alpert et al. 1997a]) and used in industrial tools.
Of course, this way neither routability nor the timing constraints are tak-
en into account. In this work, we will consider only the late mode timing
constraints and leave routability untreated. Although the minimization of
the netlength guarantees a reasonably well routable placement, harder de-
signs require special care for congested areas. Since the approach presented in
[Brenner and Rohe 2002] affects solely the partitioning step, it can easily be
combined with the methods discussed here.
4.3.1 Problem Formulation
Let P denote the set of finite tuples of points in the plain P def= R2. A function
f : P −→ R≥0 is called convex if for any n ∈ N, f restricted to {v ∈ P | |v| =
n} is a convex function of the vector of coordinates of the points in the tuple.
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Let d be some prescribed distance function on the points in the plane and
t, t′ ∈ Pn. We say that t′ dominates t, if for each pair of indices i < j ≤ n
holds: d(ti, tj) ≤ d(t′i, t′j).
Definition 4.3.1 (Distance monotony) A function f : P −→ R≥0 is called
distance monotone if and only if for all pair (t, t′) of tuples of the compatible
size, if t′ dominates t, then f(t) ≤ f(t′).
Now we describe the input of the timing driven placement problem: We are
given an acyclic timing graph. The nodes represent the outputs (sources) of
the gates. Each arc represents an immediate data path (which is disjoint to
all other gates) from one source of a gate to the source of another gate.
We are also given a set of gates C. Each node v of graph G is assigned a gate
γ(v) in order to allow multisource gates. This leads us to the notion of gate
graph:
Definition 4.3.2 (Gate graph) A gate graph G = (V,E,C, γ) consists of
directed graph (V,E), set of gates C and a surjective gate assignment γ :
V −→ C.3
To simplify our notion we have avoided standalone primary inputs/outputs
which can easily be modelled by dummy gates.4
From now on, we will assume that we are given fixed convex, distance-
monotone netlength and wiring delay estimation l, l′ : P −→ R≥0. Note
that each convex netlength estimations introduced in Section 4.2.3 is distance-
monotone.
Some of the gates C ′ ⊆ C are preplaced: we are given p ∈ PC′ . The task is
to extend this vector to p ∈ PC minimizing the objective function (the sum
of (quadratic) netlength). The complement C \ C ′ is denoted by Cm which is
called the set of movable gates.
For the arcs in E, we are given intrinsic delays i ∈ PE and positive gate
and net resistances rg, rn : RE≥0. Note that intrinsic delays are allowed to be
negative which allows for modelling non-transparent arcs, those that are not
propagated, but contribute to the objective function (sum of netlength).
3Note that in the case of single source gates, γ is superflous and the gate graph is simply
a graph on the set of gates as nodes.
4The careful reader may notice that we do not allow timing pins “inside” gates. At the
first sight this may look like a restriction, but our approach and results can easily be extended
to that situation, but “internal timing pins” induce superflous complication of formalism.
In fact, the current BonnTime implementation deals with gates containing internal pins
without problems.
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Furthermore, there is a vector of relative offsets o : PE. In order to interpret
the gate graph model, one has to understand thet there is a one-to-one cor-
respondece between the arcs and the sink pins of the design. The offset of
an arc is the difference of the offset of the tail node relative to its gate and
the offset of the sink pin relative to the its gate (i.e. that of the head). More
formally, for a given placement p, the geometric configuration of the pins of
the net rooted at source u can be translated to the wiring configuration w:
w(u,p)
def
= (pγ(u),pγ(e+1 ) + oe1 , . . . ,pγ(e
+
k )
+ oek),
where {e1, . . . , ek} is the set of arcs with tail u.
Delay d(e,p) over arc e with repect to placement p is defined as follows:
d(e,p)
def
= ie + r
g
el(w(e
−,p)) + rne l
′(w(e−,p)).
Note that this delay function is convex in the placement p of the gates, since it
is a nonegative linear combination of compisitons of convex and linear functions
(pg is linear in p).
Besides, we have prescribed arrival times on the boundary V ′. These are the
nodes which have either no entering or no leaving arc. Because of the structure
of our constraints, this is equivalent to specifying lower limits on the arrival
times at the sources of the graph and upper limits on the sinks. The set
Vp
def
= V \ V ′ is called the set of propagated5 nodes.
The careful reader may have noticed that the delay functions ignore the input
pin capacitances. In fact, the contribution of the input pin capacitances to the
delay can be computed in advance and added to the intrinsic delays. Therefore
we omitted them to simpify our model.
To be found is a placement extending the preplacement, minimizing the
(quadratic) netlength such that there exists a corresponding arrival time as-
signment respecting the delay inequalities.
Now we summarize the definition of our problem:
5Note that we do not make a distinction between prescribed and required arrival times.
So nodes without leaving arcs with asserted required arrival times are not propagated by
this terminology. This may seem piculiar at the first sight, but it is a consistent and usable
point of view.
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Placement with timing restrictions
Instance:
• A gate graph G = (V,E,C, γ). Let V ′ denote the set of nodes
without either entering or leaving nodes in G.
• Convex and distance monotone netlength and wire-delay and
objective estimations l, l′, l′′ : P −→ R≥0. We will further as-
sume that l′′ is smooth and strictly convex.
• A subset C ′ ⊆ C and preplacement p′ ∈ PC′ .
• Pin offsets o ∈ PE.
• Gate- and net-resistances rg, rn ∈ RE≥0.
• Intrinsic delays i ∈ RE.
• Prescribed arrival times a′ ∈ RV ′ .
Goal: Find a placement p : C −→ R2 extending the preplacement p′
and corresponding arrival times a extending the prescribed arrival
times a′ minimizing the overall netlength
f(p)
def
=
∑
v∈V
l′′(w(v,p))
subject to the timing constrains
ae− + d(e,p) ≤ ae+ for each arc e ∈ E.
Note that the objective function is convex and strictly convex in p and each
constraint defines a convex area in the solution space PCm × RVp . Therefore,
each local minimum of the function is also a global minimum. Moreover, one
can check that the placements of all optimum solutions are inside some offset
adjusted bounding box (the bounding box extended by the maximum ocuring
offset in each direction) of the preplaced gates. On the other hand, the delay
inequalities imply that the arrival time vector a satisfies
au +
∑
e∈I
ie ≤ av,
if I is an arbitrary (u, v) path and u a source of the timing graph with prescribed
arrival time. Similarly
av ≤ au −
∑
e∈I
ie
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for an arbitrary v-u path I with sink u. This shows that all feasible solutions
are located in an easy to compute compact box of the solution space.
The convexity of the problem motivates the usage of standard convex opti-
mization methods introduced in Chapter 3
4.3.2 Overview of the Algorithm
To solve the timing driven placement probmem, we will apply the constrained
subgradient method from Section 3.3 to the Lagrangian dual of the objective
function. We will also see that the version with cyclic projections are useful
in this situation.
Let f be the objective function of the timing driven placement problem. We
assume that it arises from an arbitrary distance monotone convex netlength
function. Later we will focus on the case of quadratic L2 netlength.
First, dualize all constraints of the problem, so the Lagrangian function be-
comes:
 L(a,p,λ) =
∑
v∈V
(l′′(w(v,p)) +
∑
e∈E
λe(ae− + d(e,p)− ae+) (4.1)
The dual objective function is:
D(λ) = inf
(a,p)∈X
 L(a,p,λ),
where the infimum is taken over all arrival times and placement in compact
box X which is known to contain the optimal solution. We also know that
maximum of D over the nonnegative orthant is less or equal than the optimal
value of the primal objective function (cf. Theorem 3.2.1).
We will assume that there is a feasible solution of the problem for which all
delay constraints are satisfied with inequality. Since the objective function is
assumed to be strictly convex and all constraints are linear inequalities, the
Slater conditions (cf. Theorem 3.2.2) are fulfilled for this problem, implying
that the duality gap is zero:
sup
λ∈RE≥0
D(λ) = inf
(a,p)∈X
f(a,p). (4.2)
So we can apply the constrained subgradient algorithm from Section 3.3 to
maximize D(λ). In each step, we compute the duality gap, providing us not
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only with a good stopping criterion, but also with an upper bound on the
maximum distance from the optimum.
Of course, the essential work is to compute the dual function D(λ) in each
iteration of the algorithm. This is in general a hard task. However, in our
special case, the Langrange function can be separated and minimized reason-
ably efficiently. This same idea was proposed in [Chen, Chu and Wong 1999]
to solve the gate sizing problem.
4.3.3 Separating the Lagrange Function
The Lagrange function (4.1) can be separated:
 L(a,p,λ) =  L1(a,λ) +  L2(p,λ),
where
 L1(p,λ) =
∑
e∈E
λed(e,p) +
∑
v∈V
l′′(w(v,p))
and
 L2(a,λ) =
∑
e∈E
λw(ae+ − ae−).
It is easy to see, that for a particular λ, the minimum of  L2(a,λ) is minus in-
finity unless λ satisfies the flow equality for the edges incident with each node
with variable arrival time. Otherwise one could choose the arrival time at some
violating node so that  L2(a,λ) becomes arbitrary small. On the other hand it
is is a finite constant value if λ forms a flow on the propagated nodes of the
timing-graph. Therefore, in order to optimize D by the constrained subgradi-
ent method, we are allowed to constrain λ to the convex set of nonnegative
flows. In order to get the constrained subgradient algorithm from Section 3.3
work, we will have to project λ to the convex set of nonnegative flows on the
arcs of the timing graph in each iteration.
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4.3.4 Projection of the Lagrangian Multipliers
Projection subproblem
Instance:
• A graph G = (V = Vp ∪ V − ∪ V +, E) without isolated nodes,
where
V − def=
{
v ∈ V | deg−(v) = 0} ,
V +
def
=
{
v ∈ V | deg+(v) = 0} and
Vp
def
= V \ (V − ∪ V +).
• Arc-weighting λ ∈ RE.
Goal:: Find a nonnegative weighting λ
′ ∈ RE≥0 of the arcs minimizing
‖λ− λ′‖22
subject to the flow conservation equalities on Vp:∑
e∈E
e−=v
λ′e −
∑
e∈E
e+=v
λ′e = 0 ∀v ∈ Vp.
The computation of a projection to the set of nonnegative flows is a non-
trivial task regarding that the gate graphs occuring in the layout process
of todays chips have several millions arcs. The projection problem is well
known from combinatorial optimization as the minimum cost flow problem
with quadratic cost function. A polynomial algorithm based on scaling and
successive piecewise linear approximation and run-time O(c()|E||V |2) was
given in [Minoux 1984]. It is the special case of the more general class
of minimum cost flow problems with convex separable cost function which
have been studied extensively. The practically most efficient algorithm by
[Ibaraki, Fukushima and Ibaraki 1991] is based on the generalized Newton
method where the Hessian is replaced by approximation matrices which hap-
pen to be weighted combinatorial Laplacians of the timing graph with suitable
weights.
However, exact projections have turned out to be computationally expensive
in practice. Keep in mind that the projection is required only to keep the
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Lagrangian multipliers (that measure the timing criticalities of the arc) near
to the feasible region. The “real” optimization of the placement happens while
solving the placement subproblem described in the next section. Since the su-
perlinear scaling of the projection steps, it tends to dominate the run time of
the whole algorithm even for moderately large designs. This problem has been
noticed in [Chen, Chu and Wong 1999] since the projection was also used to
solve the gate sizing problem by a similar method. They observed that the
practical run time of the algorithm was about O(|V |1.7) for the whole sub-
gradient method. This is acceptable for instances up to 100000 nodes, but
after that the run time degrades considerably. To cure this problem, sever-
al authors ([Muuss 1999] and [Sechen and Tennakoon 2002]) proposed some
heuristics with linear run time but without theoretical guarantees of conver-
gence.
This was the motivation to study a different variant of the constrained sub-
gradient mehod in Section 3.5. The main idea is to project λ to the whole
flow space and after that to the set of nonnegative vectors. Since both sets are
polyhedral, we get by Theorem 3.6.8 that they intersect nicely and therefore
by Theorem 3.7.4 the method described here converges as well.
Of course, it is to be demonstrated that λ can be very efficiently projected
to the whole flow space. Here is the place where the combinatorial Laplacian
enters the picture again.
One problem is that we have only a subset of nodes Vp for which the flow
equalities have to hold. To make the problem more homogenous, we augment
G by a dummy supernode s representing the reference 0 point of time. Addi-
tionally, for each node v ∈ V − an arc from s to v and for each node v ∈ V + an
arc from v to s is added to the graph. In order to eliminate the arrival time
constraints for the nodes in V − ∪ V +, we add delay constraints for the newly
added arcs incident with the dummy supernode: for the arcs e = (v, s), we
define the delay function over e by d(e,p)
def
= −av. For the arcs e = (s, v) we
put d(e,p)
def
= av. It is immediate that the new set of constraints
6 is equivalent
to the original set of timing constraints. The resulting graph is denoted by
G′ = (V ′ def= V ∪{s}, E ′ def= E∪ E˜), where E˜ is the set of newly added arcs. Let
D denote the node-arc incident matrix of G′. We assume that G′ is connected
(which is the typical case in practice), otherwise the problem can be separated
into disjoint subproblems. Therfore, the rank of D is |V ′| − 1 = |V | and the
deletion of any row of D results in a matrix with the same rank. Let U ⊆ RE˜
6Note that the arrival time of the supernode can be left variable.
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denote the oriented cutset space of G′ which is generated by the columns of
DT . If we delete an arbitrary row of D (for example the one corresponding
to the supernode s), then for the resulting matrix Ds, DsD
T
s (a submatrix of
the combinatorial Laplacian of G′) is positive definite and DTs is a minimal
generating matrix of U .
Given λ ∈ RE, the task is to compute the orthogonal projection PU⊥(λ) to
the flow space. It is basic linear algebra that PU +PU⊥ is the identity function
of RE, that is
PU⊥(λ) = λ− PU(λ).
The orthogonal projection to U can be performed by solving
DsD
T
s x = Dsλ. (4.3)
Then DTs x = PU(λ). Note that D is a sparse matrix having exactly two
nonzero entries in each column, so for given λ and x, Dsλ and D
T
s x can be
both computed in O(|E| + |V |) time. DsDTs is a sparse matrix with at most
|V ′| + 2|E ′| ≤ 3|V | + 2|E| nonzero entries so one iteration of the conjugated
gradient method can be performed in O(|E|+|V |). To obtain an exact solution
of (4.3), |V | iterations are needed. In pratice, however, only a small number
of iterations (well under 100) are sufficient to get a very good approximative
solution if one uses suitable preconditioning techniques. So the practically
observable run-time of the ovarall projection scales in practice almost linearly
with the size of the graph.
A slight annoyance induced by this method is that there are simple examples
for which the Lagrangian multipliers are partially increased for timing feasible
instances. The exact projection to U⊥≥0 guarantees that the Lagrangian mul-
tipliers never increase if the design is feasible in the current step. In the long
run, the algorithm with cyclic projection converges as shown in Theorem 3.7.4,
but the rate of convergence may be impaired by this phenomenon. Though it
seems that the overall run-time improvement compared to an exact projection
cancels this effect. An interesting idea to cure this shortcoming is to combine
the subgradient method with the method of reflection-projection proposed in
[Buschke and Kruk 2002] instead of the method of cyclic projections.
Of course the question arises what to project. The literature ([Chen, Chu
and Wong 1999], [Langkau 2000] and [Sechen and Tennakoon 2002]) suggests
for the similar gate-sizing problem that the arrival times are propagated by
static timing analysis and the arc-slacks with respect to this propagation are
added to the multipliers and used in the projection. It may be based on the
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idea that the arrival time vector has to become primal feasible once the design
gets feasible. However, it turns out that the propagated arrival times do not
matter at all.
It is clear that
PU⊥≥0(λ) = PU⊥≥0(PU⊥(λ)),
since U⊥ is a linear subspace of RE. On the other hand, choosing a different
arrival time vector means the addition of an element of U to λ. After projecting
to U⊥, this contribution vanishes again. This means that one does not need
to propagate at all to perform the timing optimization: ρde can be added to
λe for each arc, where de is simply the delay over the arc. The projection
of the Lagrangian multipliers already “propagates” the design in some sense.
Note that we have transformed the boundary conditions on the arrival times
at V + ∪ V − into delays over the arcs of the newly inserted dummy node, so
they affect the overall result of the projection.
Another interesting side-effect is that this method is able to optimize designs
with variable clock arrival times without the necessity of performing clock-skew
scheduling explicitly which in turn suggests that the clock-skew scheduling it-
self could be performed by a projection algorithm instead of the combinatorial
ones in [Albrecht 2001], [Albrecht et al. 2002] and [Held 2001]. This is possi-
ble, but the main complication is that the delays must be projected to the space
of nonnegative flows for which the run-times of best known algorithms scale
superlinearly with the size of the graph (Projecting to the flow space could
result in suboptimal scheduling even for timing-feasible designs). Methods
based on combinatorial potential-balancing algorithms seem to run sufficient-
ly fast in practice, so without additional benefits the use of such methods is
not justified. Different analytical methods based on a constrained quadrat-
ic programming approach were proposed in [Kourtev and Friedman 1999] to
improve robustness of the clock-scheduling.
4.3.5 The Placement Subproblem
In order to evaluate the dual function, the following function has to be mini-
mized.
 L1(p,λ) =
∑
e∈E
λed(e,p) +
∑
v∈V
l′′(w(v,p))
This is the classical placement problem with netweights. To solve this, we will
make some additional assumptions about the netlength estimation functions
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l, l′ and l′′: Let us assume that each of them can be written as a non-negative
linear combination of some L1 distances and squares of L2 distances between
pairs of placement locations of semi-adjacent gates (that is, gates adjacent to
the same net):
l(e) =
∑
(v,w)∈V×V
αev,w|pv − pw|+ βev,w|pv − pw|2.
The same assumptions are made about l′ and l′′ also. This means that  L2
becomes a function of the same form (with different α and β values):
 L2(p,λ) =
∑
(v,w)∈V×V
αv,w|pv − pw|+ βv,w|pv − pw|2,
where α and β depend on λ linearly. So the task is to minimize a mixed
non-negative linear combination of linear and quadratic distances between a
set of nodes where the location of some nodes are prescribed. The justifica-
tion for this model is based on the observation that the widely used Elmore
delay estimation [Elmore 1948] is a quadratic function of the wire-length, but
the power consumption and gate-delays depend linearly on the wire length.
However, the pure linear objective is not strictly convex and the set of optimal
solutions can be large. This is a disadvantage, since the stability of the place-
ment algorithms is of importance: small changes in the netlist should have a
limited effect. A mixed linear-quadratic
In the literature, the weighted rectilinear netlength minimization (without
offsets) is handled under the label multifacility location problem.
The classical conjugated gradient method [Hestenes and Stiefel 1952] proved
to be a very efficient for minimizing the quadratic netlength exactly or approxi-
mately ([Wipfler, Wiesel and Mlynski 1983], [Weismantel 1992], [Kleinhans et
al. 1991], [Vygen 1996] and [Alpert, Kahng and Yao 1999]). The minimization
of weighted rectilinear netlength can be written as a linear program whose dual
is a minimum cost flow problem. This fact was already used in [Cabot, Francis
and Stary 1970] to solve multifacility location problems, which is essentially
the placement problem without disjointness constraints. Although minimum
cost flow problems can be solved quite efficiently, the sheer size of the problems
occuring in VLSI design (over ten million variables after transformation) moti-
vates finding better performing specialized solutions. Another efficient special
purpose algorithm is given in [Dax 1986], which is based on local refinement
steps. The hard part of this algorithm is the optimality test, particularly for
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the case of facilities with coinciding positions. An older naturally arising idea
(Originally in [Weiszfeld 1937], but was rediscovered several times by different
authors) is to iteratively approximate the linear case by quadratic functions.
4.3.6 Placement via Weiszfeld’s Idea
In this section, we will discuss increasingly general versions of the mixed linear-
quadratic netlength minimization problem and solve them using Weiszfeld’s
idea. That way, we will understand the historical background and the essence
of the idea. At the end, we will arrive at the weighted mixed linear-quadratic
netlength minimization problem.
In [Weiszfeld 1937] the so called Fermat-Weber problem was treated, which
occurs frequently in Operations Research:
Given n points p1, . . . , pn ∈ P in the plane and nonnegative weights w1, . . . , wn ∈
R>0, find a point x ∈ P minimizing the following weighted sum of Euclidean
distances:
f(x)
def
=
n∑
i=1
wi‖x− pi‖2.
Algorithm of Weiszfeld
Input:
• Points p1, . . . , pn in the k-dimensional space.
• Weights w1, . . . , wn ∈ R>0.
Output: A sequence (xn) ∈ Rk of points.
©1 Choose an arbitrary initial point x0 not coinciding with any of p1, . . . , pn.
l← 0
©2 Repeat
xl+1 ← arg min
x∈Rk
n∑
i=1
wi
‖pi − x‖22
‖pi − xl‖2 and increase l.
Of course, this problem is a very restricted special case of the general placement
problem. However, we will see that Weiszfeld’s idea can be generalized to
a great extent. What we can already see is that the above approach does
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not work if the iterated point xk coincides with one of the pi. To resolve
this situation, first the points p1, . . . , pn are checked for optimality. If the
optimal solution is not one of those points, then xk+1 is placed randomly in
the bounding box of the p1, . . . , pn whenever xk coincides with one of them.
One can prove that the corrected method converges to an optimal solution
with probability 1.
Note that the rectilinear case (where the weighted sum of rectilinear distances
is to be minimized) is separable by coordinates, so only the one-dimensional
case is to be solved. This is basically a median-computation task and can be
computed very efficiently without Weiszfeld’s idea.
However, Weiszfeld’s idea generalizes to minimizing the linear L2 netlength
of a chip. We will consider the somewhat reduced problem where there is a
bijection between the gates and the nodes. The more general problem with
multiple output pins can be reduced to this case (see: [Struzyna 2004]). In this
case we successively solve weighted quadratic placement problems and adjust
the weights according to the distances in the current iteration. One should
note that the convergence of this method may be excessively slow. Quadratic
convergence was achieved in [Li 1996] and [Alpert et al. 1997b] by using the
dual Newton method. It has excellent practical convergence, but the region
of convergence (the set of initial solutions for which the method converges) is
hard to determine. They propose using the plain Weiszfeld algorithm for the
first steps. Another complication is that the system of linear equations involv-
ing the Hessian must be solved extremely accurately and therefore the overall
run-time is quite high. We can also see that the method fails if the placements
of adjacent vertices coincide in some iteration as it would require a division
by zero. This is not as simple to solve as in the case of one single movable
point. In [Alpert et al. 1997b] the so called -regularization was proposed: the
Euclidean distance function
√
k∑
i=1
(xi − yi)2 is replaced by
√
+
k∑
i=1
(xi − yi)2
with some suitably chosen small epsilon. Although it introduces a slight in-
accuracy, it smoothens the objective function and makes the Weiszfeld or the
Newton method applicable. In the case of the Newton method, the problem
is that with decreasing  the condition of the Hessian gets worse. This makes
it computationally expensive to solve the system of linear equations required
by the Newton method.
In chip design, the rectilinear case is of great importance.
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Linear weighted netlength minimization
Instance:
• A gate graph G = (V,E). Let V ′ denote an arbitary set of pre-
placed nodes such that V ′ intersects each connected component
of G.
• Preplacement p′ ∈ PV ′ .
• Positive arc-weights w ∈ RE>0.
• Relative offsets o ∈ PE.
Goal: Find a placement p ∈ PV extending p′ and minimizing
d(p)
def
=
∑
e∈E
we‖pe− + oe − pe+‖1.
We will assume that we can efficiently solve the quadratic weighted netlength
minimazation problem, defined as follows:
Quadratic weighted netlength minimization
Instance:
• A gate graph G = (V,E). Let V ′ denote an arbitary set of pre-
placed nodes such that V ′ intersects each connected component
of G.
• Preplacement p′ ∈ PV ′ .
• Positive arc-weights w ∈ RE>0.
• Relative offsets o ∈ PE.
Goal: Find a placement p ∈ PV extending p′ and minimizing
d(p)
def
=
∑
e∈E
we‖pe− + oe − pe+‖22.
In fact, as already mentioned in the last section, the latter problem can be very
efficiently solved by the method of conjugate gradients [Hestenes and Stiefel 1952]
applied to a submatrix of the weighted combinatorial Laplacian (with weight
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matrix diag(w)) which happens to be symmetric positive semidefinite (cf.
[Wipfler, Wiesel and Mlynski 1983], [Kleinhans et al. 1991], [Weismantel 1992],
[Vygen 1997] and [Alpert et al. 1997]).
The problem of linear netlength minimization can be solved using the idea of
Weiszfeld: iteratively solving quadratic approximations of the original problem
as noted in [Kleinhans et al. 1991] and [Struzyna 2004]. Again, a guarantee of
convergence can only be given if the optimal positions of incident points never
coincide and, moreover, the intermediate positions of incident points never
coincide either. This condition is hard to check.
Now we turn to the more general problem of the mixed linear-quadratic weight-
ed netlength minimization:
Mixed linear-quadratic weighted netlength mini-
mization
Instance:
• A gate graph G = (V,E). Let V ′ denote an arbitary set of pre-
placed nodes such that V ′ intersects each connected component
of G.
• Preplacement p′ ∈ PV ′ .
• Positive arc-weights α,β ∈ RE>0.
• Relative offsets o ∈ PE.
Goal: Find a placement p ∈ PV extending p′ and minimizing
d(p)
def
=
∑
e∈E
(
αe‖pe− + oe − pe+‖22 + βe‖pe− + oe − pe+‖1
)
.
The problem can be separated by the coordinates7, so we only have to deal
with the one-dimensional case, that is p ∈ RV and o ∈ RE. To incorporate
the Elmore delay more accurately, we should work with the square of the
rectilinear distance instead of using the squared Euclidean distance. In fact,
our exposition would work in that case too, but the analysis gets less elegant.
7We formulate the problem and solution in the two dimensional space, which is the
relevant case to the application in chip design. It is clear now that the exposition works
equally well without modification for higher dimensional spaces.
90 CHAPTER 4. WEIGHTED LAPLACIAN IN CHIP DESIGN
To the superficial viewer it may have seemed that Weiszfeld’s idea consists in
approximating the linear objective function by a quadratic one which attains
the same value at xk. This is a mere coincidence. The real idea is to ap-
proximate it by a quadratic function whose gradient coincides with that of the
objective function at xk. In the case of linear objective function, this does not
make any difference for the algorithm, but the case of a mixed linear-quadratic
objective requires a correct understanding of the idea.
To simplify our notation, we introduce the following abbreviations: for each
e ∈ E and x ∈ RV \V ′ :
re(x)
def
= |pe− − pe+ + oe|,where pv =
{
p′v if v ∈ V ′,
xv if v ∈ V \ V ′.
For x,y ∈ RV \V ′ , we also define
ψx(y)
def
=
∑
e∈E
(
αe
2re(x)
+ βe
)
re(y)
2
and the objective function is:
φ(x)
def
=
∑
e∈E
αere(x) + βere(x)
2.
Generalized Weiszfeld algorithm
Input:
• Graph G = (V,E).
• V ′ ⊆ V intersecting each connected component of G.
• Preplacement p′ ∈ RV ′ .
• Linear and quadratic weight vectors: α,β ∈ RE>0.
Output: A sequence (xn) ∈ RV \V ′ .
©1 Choose an arbitrary initial point x0 ∈ RV \V ′ . k ← 0.
©2 Repeat
xk+1 ← arg min
x∈RV \V ′
ψxk(x) and increase k.
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Note that ∇ψxk = ∇φ at xk. We will prove the convegence of the above
method for the case that re(x
k) never vanishes.
Theorem 4.3.3 The generalized Weiszfeld algorithm converges to the mini-
mum of φ if re(x
k) 6= 0 for all k ∈ N and e ∈ E and re( lim
k→∞
xk) 6= 0 for each
e ∈ E.
Proof: If xk+1 = xk, then xk is the unique minimum of the smooth, strictly
convex function ψxk . Note that the convex function φ is smooth in some
neighbourhood of each x satisfying re(x) 6= 0 (∀e ∈ E). The minimality of
ψxk(x
k+1) implies
0 = ∇ψxk(xk) = ∇φ(xk),
which means that xk is the minimum of the objective function φ. So if the
sequence (xk) gets stationary then it converges to the minimum of φ. Now we
can assume that xk+1 6= xk. First, we prove that φ(xk+1) < φ(xk). For this
purpose, we define
δe
def
= re(x
k+1)− re(xk).
Since ψxk is a strictly convex function, x
k+1 is its unique minimum. Therefore,
xk 6= xk+1 implies ψxk(xk+1) < ψ(xk). This means:∑
e∈E
(
αe
2re(xk)
+ βe
)
(re(x
k) + δe)
2
<
∑
e∈E
(
αe
2re(xk)
+ βe
)
re(x
k)
2
∑
e∈E
(
αe
2re(xk)
+ βe
)
(re(x
k)2 + 2δere(x
k) + δ2e) <
∑
e∈E
(
αere(x
k)
2
+ βere(x
k)
2
)
∑
e∈E
(
αeδe +
αeδ
2
e
2re(xk)
+ βe(2re(x
k)δe + δ
2
e)
)
< 0∑
e∈E
(
αeδe + βe(2re(x
k)δe + δ
2
e)
)
< 0
∑
e∈E
(
αe
re(xk) + δe
+ βe
)
(re(x
k) + δe)
2
<
∑
e∈E
(
αe
re(xk)
+ βe
)
re(x
k)
2
which shows
φ(xk+1) < φ(xk).
So the statement follows from Theorem 3.1.1 of Zangwill, since φ is a function
of descent and each xk is contained in the offset adjusted bounding box of the
preplaced nodes. Using the smoothness of φ at x∗ def= lim
k→∞
xk, the optimality
of the solution follows. uunionsq
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Of course the above theorem provides a good mathematical foundation for
using the fixpoint algorithm. However, it ignores the singular points completely
and poses a hard-to-check condition.
4.3.7 The Overall Algorithm
Let us summarize the timing driven placement algorithm based on the exact
projection:
Timing Driven Placement
Input: An instance of the placement problem under timing restrictions with
mixed quadratic-linear objective, capacitance and arc-delay func-
tions. A sequence ρk ∈ R>0 with ρk → 0 and
∑
ρk →∞.
Output: A sequence (pk) ∈ PV extending the given preplacement.
©1 Augment the timing graph by the dummy supernode as in Section 4.3.4.
©2 k ← 0, λ0 ← 0.
©3 Compute a placement pk minimizing  L1(p,λk) by a method presented in
the preceeding section.
©4 λk+1 ← PU⊥≥0(λk + ρkd(pk))
©5 Increase k and go to ©3 until the duality gap exceeds the prescribed
threshold.
The convergence (of a subsequence) and optimality of this method are con-
sequences of that of the constrained subgradient method applied to the dual
function D. The justification of the projection step comes from the fact that
each optimal solution of the dual function D(λ) must satisfy the delay inequal-
ities. In fact, D(λ) = −∞, if λ is not a flow, therefore a restriction of the
dual function is mandatory. In fact we maximize D1(λ) = inf  L1(p,λ) over
the set of nonnegative flows. However, D1(λ) = D(λ) if λ forms a flow on
the augmented timing graph. Theorem 3.3.2 still guarantees that d(pk) is a
subgradient of D1(λ
k), justifying the above algorithm.
One can also opt to use the new alternating projection framework. In order to
do so, only (the time consuming) projection PU⊥≥0 in step ©4 is to be replaced
by PR≥0 ◦ PU⊥ . Theorem 3.5 implies that the method still converges to an
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optimum of D1 over the set of nonnegative flows, and therefore producing a
sequence having a subsequence converging to the global optimum.
4.4 The Gate- and Wire-Sizing Problem
Besides placement, the individual sizes of the gates are of great importance
to the timing behaviour and power consumption of a chip. There may be
(and typically is) a multitude of possible physical realizations (“cells”) for a
given logical function (for example a two-way AND gate). Cells may differ
in size, power-consumption and other physical or manufacturing parameters.
The timing paramaters of a gate (its delays, the shape of the output signal,
pin capacitances) depend essentially on its realization. The collection of all
possible realizations on a chip is called “cell library”. The cell library itself is
relatively stable and used for the design of many different chips. However not
all designs are allowed to use all available cells of a library. For example chips
used in mobile equipments may omit cells with high leakage power in order
to preserve battery life. Manufacturing costs can also be reduced by using a
restricted library.
The width and other parameters of wires play a role in the timing estimation.
An appropriate sizing the wires can improve the delay of nets, but the effect
that can be achieved is usually much more limited than that of the gate-sizing
since wire delays are typically neglectible for short interconnections, and the
choice of thinnest wire width is optimal for most nets. However, with shrinking
feature sizes, wire sizing and repeater insertion gains on importance.
4.4.1 Gate Delay Models
For a single logic function (like a 2-way NAND), available cells are typically
divided into classes that differ only by size while their other parameters are
fixed or scale well with their size. For example, balanced inverters may have
similar delay characteristics for rising and falling signals whereas “standard”
inverters have lower delays for the rising signals.
There are successful timing optimization tools (cf. [Schietke 1999]), that are
agnostic about cell classes. Such tools rely exclusively on combinatorial meth-
ods: the effects of several different realizations are estimated and the one
optimizing a fixed objective function is chosen. Sophisticated versions of this
procedure generate realizations for a large set of gates simultaneously and a
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subset of these realizations optimizing the objective function is applied simul-
tanously. The advantage of this approach is that an analysis of the cell library
is not required, no assumptions are necessary about the scalability of the cells.
On the other hand side, the quality of the solution is impossible to be esti-
mated and the runtime may increase with the number of cells in the library
considerably.
Analytical methods promise cure for the above shortcomings of the com-
binatorial method. Such algorithms were proposed for example in [Fish-
burn and Dunlop 1985], [Chen, Chang and Wong 1996], [Cong and He, 1996],
[Chu and Wong 1999] and [Chen, Chu and Wong 1999]. Almost all propos-
als make the assumption that the realization of each gate is chosen from
the same class in which the cell characteristics scale perfectly with size. If
the signal shapes are neglected and the library is assumed to be continuous
(that is, if the gate sizes are chosen from a real interval) then the problem of
finding a power optimal design meeting all timing constraints can be trans-
formed to a constrained convex optimization problem (already recognized in
[Fishburn and Dunlop 1985]). In order to see this, the delay model must be
defined mathematically.
4.4.2 The Linear Delay Model
A common model for gate-delays is to assume that the delays of the gates
depend linearly on the driven downstream capacitance and reverse propor-
tionally on the size of the gate itself. This is justified by theoretical models
describing the behaviour of transistors [Fishburn and Dunlop 1985]. That is
de = le +
pec
sg
where de is the delay over propagation segment e inside gate g, le
is the constant term of the delay (depending only on propagation segment e),
c is the load (accumulated capacitance in the net) driven by the head of e and
sg is the size of g. The capacitances of the input pins of gates are assumed to
scale linearly with the size of sg of gate g. They contribute to the load of the
predecessor (driving) stage.
For estimating the wire delays, the Elmore delay is sufficiently exact in pre-
routing optimization. Let us consider a piece of wire whose width w may vary
between b and b: the Elmore delay d over the wire is described by
d
def
=
r
w
(
cw
2
+ C),
where r and c are positive constants depending on the wire segment. (r and
c depend on the length of the wire linearly, wires in different layers may have
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different coefficients. Even in the same plane, isolated wires are assumed to
have smaller capacitance, since primitive crosstalk estimations are typically
included in the constants of the above formula.) C is the downstream capaci-
tance which is the sum of all pin and wire capacitances driven by the piece of
wire. Let us summarize this informally given model mathematically:
Gate- and Wire-Sizing Instance
Instance:
• A directed graph G = (V,E) called timing graph.
• A set of gate- and wire-objects (features) F = Fg ∪ Fw.
• A feature-assignment ϕ : V −→ F . Arc e ∈ E is called wiring
arc, if ϕ(e+) ∈ Fw, otherwise belonging to gate ϕ(e+) The set
Ew of all wiring arcs is assumed to be a forest each connected
component of which having a unique source node v with ϕ(v) ∈
Fg. ϕ is assumed to be a bijection on Ew, that is each wiring
arc has a unique wire object.
• Let p, l ∈ RE≥0 be the coefficients of the linear delay estimation
function for each arc.
• b,b ∈ RF>0 a minimum and a maximum size for each feature.
• r ∈ RE>0 capacitance ratios for the pin and wire capacitances.
Let us assume that we have an instance of the gate- and wire-sizing problem
using the above notations. A size assignment vector x ∈ RF>0 satisfying bg ≤
xg ≤ bg for each g ∈ F . To introduce the notion of load (or downstream
capacitance) seen by node v, the set of features contributing to its load must
be specified, which can be done by defining a partial order ≺ on the nodes of
the timing graph: we say that node w is seen by v or simply v ≺ w if there is
a directed path from v to w using exclusively wiring arcs.
The downstream capacitance C(x)v at node v with respect to x is given by:
C(x)v
def
=
∑
e∈F
v≺e−
rexϕ(e+).
That is the summation goes over all arcs whose tail is seen by node v. Delay
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d(e) over propagation arc e is computed by:
d(e)
def
= le +
peC(s)e+
xϕ(e+)
.
4.4.3 Considering Signal Shapes
A serious problem of the above formulation is that the delay model is extremely
simplified and therefore inaccurate, restricting its practical usability.
One of the main reasons of the inaccuracy is that the shape (cf. Section 4.2.4)
of the signals is not taken into account by the model. A complete cure for this
problem is not simple. The straightforward approaches for solving it have one
of the following shortcomings:
• Makes the problem nonconvex.
• Introduces exponentially many variables.
• Uses overly pessimistic assumptions.
Now, we will consider a tractable but still a bit inaccurate model that does
not exhibit any of the above drawbacks: the signal shape of a stage is assumed
to influence only the delays of the immediate successor stages, but this effect
is not propagated further, so the change of the signal shape does not influence
the shape of the signals leaving the successors gates, only their delay. This
assumption is justified by the observation that overall effect of signal shapes to
the delay concentrates on the delay of the next stage: it decreases exponentially
in the subsequent stages. The signal shapes are assumed to be estimated by a
linear model (cf. Section 4.2.6), that is the shape of each signal is parametrized
by a single real number: the slope of the linear estimation. The following
additional assumptions are made:
(1) For fixed input signal shape, the slope of the output signal shape over a
non-wiring arc depends linearly on the downstream capacitance seen by
the head.
(2) For fixed input signal shape, the slope of the output signal shape over a
non-wiring arc depends reverse proportionally on the size of the gate of
the head.
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(3) For fixed input signal shape, The slope of the output signal shape at the
head of the wiring arc depends linearly on the delay over the arc.
(4) The delay over a wiring arc does not depend on the signal shape.
(5) The delay over a non-wiring arc depends linearly on the slope of the
input signal shape at the tail.
(6) The coefficients of the linear functions in the above assumptions are
nonnegative.
Formally, we can introduce variables for signal shapes sv for each node, pa-
rameters µ,µ′ ∈ RVg≥0, and ν ∈ REw≥0 satisfying:
sv
def
= µv
C(x)v
xϕ(v)
+ µ′v ∀v ∈ Vg (4.4)
se+
def
= νed(e) + se− ∀e ∈ Ew (4.5)
d(e)
def
= le +
peC(e
+)
xϕ(e+)
∀e ∈ Ew (4.6)
d(e)
def
= le +
peC(e
+)
xϕ(e+)
+ νese ∀e ∈ Eg (4.7)
(4.8)
Fortunately, we can eliminate the newly introduced variables and parameters
by introducing a new set p′ ∈ RE×F×F≥0 of parameters: Our assumptions on the
timing graph imply that for node v ∈ Vw there is a node vˆ ∈ Vg which is the
unique source of the component of G[Ew] containing v. (The source of the net
containing v). For a node v ∈ V , denote P (v) the arcs in the unique directed
path connecting vˆ and v. The delay over arc e ∈ Eg with tail v def= e− can be
written as:
d(e) = le +
peC(e
+)
xϕ(e+)
+ νe
µvˆCvˆ(x)xϕ(v) + µ′vˆ + ∑
e˜∈P (v)
ν e˜
(
le˜ +
peC(e˜
+)
xϕ(e˜+)
)
So, the delay formula can be written uniformly for each arc:
d(e) = l′e +
∑
f∈F
∑
f ′∈F
f 6=f ′
p′e,f,f ′
xf ′
xf
,
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where l′ ∈ RE≥0 and p′ ∈ E×F ×F can be extracted from the above formulas.
The goal of the gate- and wire-sizing problem is to determine a feasible power-
minimal sizing of the gates such that all timing constraints are met. That is,
the arrival times eqauls to the prescribed ones for the case of nodes without
entering or leaving arcs and for each arc e of the timing graph holds
ae− + d(e) ≤ ae+ ,
that is the signals are delayed at each arc according to the supplied timing
rules. The power-consumption of a gate or wire is assumed to be proportional
to its size.
4.4.4 Problem Formulation
In this section an exact mathematic formulation of the generalized gate- and
wire-sizing problem is given. We start with an instance of the form given in
Section 4.4.2 with additional parameters ν,ν ′,µ and µ′ to make it fit to handle
the effect of changes in signal shapes. Then we can replace the parameter
p, r,ν,ν ′,µ and µ′ by the new uniform parameter set p′ and l by l′. Along
the way, we drop several assumptions on the topology of the timing graph
and the distinction between wires and gates. It turns out that the generalized
problem can be still efficiently optimized.
Our new weakened assumptions can be subsumed in the following problem
definition:
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Generalized gate- and wire-sizing
Instance:
• A directed graph G(V,E) called timing graph.
• A set of gate- and wire-objects (features) with mapping ϕ :
V −→ F .
• V0 ⊆ V and prescribed arrival times a ∈ RV0 .
• Lower and upper bounds b,b ∈ RF>0 on the sizes of the features
in F .
• Delay coefficients l ∈ RE and p ∈ RE×F×F≥0 .
Goal: Determine x ∈ RF>0 and extend a to V minimizing the power
consumption
P (x)
def
=
∑
f∈F
xf .
subject to:
∀e ∈ E : au + de(x) ≤ av (4.9)
∀f ∈ F : b ≤ xf ≤ b, (4.10)
where
de(x)
def
= le +
∑
f∈F
∑
f ′∈F
f 6=f ′
p′e,f,f ′
xf
xf ′
4.4.5 Convexity
It is clear that the gate- and wire-sizing problem as formulated above is a
posynomial program, so we can (following [Fishburn and Dunlop 1985]) trans-
form it into a constrained convex program by a logarithmic tranformation of
the size variables: Introduce variables ξf for each f ∈ F so that xf = exp(ξf ).
The new (convex) timing constraints are:
ae− + le +
∑
f∈F
∑
f ′∈F
pe,f,f ′ exp(ξf − ξf ′) ≤ ae+ ,
for each edge e ∈ E. The objective function becomes ∑
f∈F
exp(ξf ) which is a
strictly convex function of ξ.
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4.4.6 Duality
We denote by V ′ ⊆ V def= V \V0 the set of nodes without prescribed (required)
arrival times. Following [Chen, Chu and Wong 1999], we are going to use the
constrained subgradient method (cf. Theorem 3.3.3 and Theorem 3.7.4) to
optimize the dual objective function. We only dualize the timing constraints
and do not touch the upper and lower bounds on the feature sizes.
 L(a, ξ,λ) =
∑
f∈F
exp(ξf ) +
∑
e∈E
λe(ae− + de(ξ)− af+)
The Lagrangian function is minimized over
X =
{
(a, ξ) ∈ RV ′ × RF | ξf ∈ [logbf , logbf ] ∀f ∈ F
}
.
The dual objective function D is given by
D(λ)
def
= inf
(a,ξ)∈X
 L(a,p,λ).
Like in the case of the timing driven placement, the Lagrangian function can
be separated:
 L(a, ξ,λ) =  L1(ξ,λ) +  L2(a,λ),
where
 L1(ξ,λ) =
∑
f∈F
exp(ξf ) +
∑
e∈E
λede(ξ)
and
 L2(a,λ) =
∑
e∈E
λf (ae− − ae+).
The intersection (or projection) X ′ def= X ∩ RF is a bounded region (product
of finite intervalls). Therefore the following minimum is finite:
D1(λ) = inf
ξ∈X
∑
v∈V
exp(ξϕ(v)) +
∑
e∈E
λede(ξ)
However,
D2(λ) = inf
a∈RV
∑
e∈E
λe(ae− − ae+) = −∞
unless the Lagrangian multipliers satisfy the flow equalities on the nodes V ′ of
timing graph G in which case D2(λ) is constant. So again, we can constrain
the subgradient method to the flow space, which requires the projection of the
Lagrangian multipliers presented in Section 4.3.4.
The only open part of the algorithm is the minimization of  L1(ξ).
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4.4.7 Local Refinement
To minimize  L1, the method of local refinement was proposed in [Chen, Chu
and Wong 1999]. (Also called method of cyclic relaxation in [Minoux 1986]
Section 4.4.1) This method proved to be very efficient, since in a typical gate-
and wire-sizing situation the size variables xf interact weakly among them-
selves. The basic idea of the algorithm is that in each step the size of one gate
is optimized while all others are fixed. After all gates are optimized, the same
procedure is iterated over and over again until a sufficiently good approxima-
tion is achieved. The optimal size of a gate while fixing all others can be easily
and efficiently computed.
Local Refinement
Input: An instance of the gate sizing problem, Lagrange multipliers λ ∈
RE≥0 on the edges of the gate graph. Feasible initial gate size assign-
ment ξ1.
Output: A sequence (ξn : RF≥0 of gate size vectors converging to a minimum
of  L1(ξ,λ).
©1 Let f1, . . . , fm be an arbitrary ordering of the featarues and n = 1.
©2 Let ξn+1,0(x) = ξn.
©3 Let ξn+1,i be the size assignment that mimimizes  L1(ξn+1,i,λ) among all
size assignments that satisfy
ξn+1,ifj = ξ
n+1,i−1
fj
∀j 6= i.
©4 If the last feature is reached (i = m) then set ξn+1 = ξn+1,i. Otherwise
increase i and go to ©3 .
©5 Increase n and go to ©2 .
From Corollary 3.4.2 of Luo and Tse follows that the local refinement generates
a sequence converging at least linearly to the optimal solution. Several authors
reproved special cases of it: for graphs with tree topology the linear conver-
gence [Chu and Wong 1999] of the local refinement was proved and the bounds
for the error were given. This result was further generalized in [Langkau 2000].
Although these results are mainly redundant from a theoretical point of view,
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they still yield valuable error bounds that are hard to derive from the general
theory and can be used for stopping criterion in practice.
Now we will present a simpler proof of linear convergence of the local refine-
ment for a greatly generalized version of the problem. It contains the case of
gate and wire-sizing problem for arbitrary graphs with signal shape considera-
tions without any further restrictions. The proof presented here is shorter and
clearer than the ones given for the special situations in [Chu and Wong 1999]
and yields similar error bounds.
4.4.8 Generalized Local Refinement
Now, the following class of problems is considered:
Program P
Instance: minimize f(x)
def
=
n∑
i=1
n∑
j=1
Ai,j
xi
xj
+
n∑
i=1
(
wixi + qix
−1
i
)
subject to: b ≤ x ≤ b,
where Ai,j ∈ Rn×n≥0 , b,b,wi ∈ Rn>0 and q ∈ Rn≥0 with b < b.
Obviously, this program generalizes the problem of minimizing  L2 from the
previous section.
The logarithmic variable transformation x 7→ ξ def= (log(xi))i∈{1,...n} transforms
the objective function to a strictly convex function f˜ of ξ, so it has a unique
minimum, when the size bounds are ignored.
In order to study the convergence of the constrained problem, we will need the
concept of duality again and introduce Lagrangian multipliers λ and λ for the
lower and upper bound constraints:
 ˜L(ξ,λ,λ)
def
= f˜(ξ) + λT (b− exp(ξ)) + λT (exp(ξ)− b).
The dual function is
D˜(λ,λ)
def
= inf
ξ∈Rn
 ˜L(ξ,λ,λ).
The conditions of Theorem 3.2.2 can be easily checked for this program. Its
consequence is that the duality gap between the primal and dual optimum
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is zero. This translates back to the original program P before the variable
transformation:
 L(ξ,λ,λ)
def
= f˜(x) + λT (b− x) + λT (x− b),
D(λ,λ)
def
= inf{ ˜L(x,λ,λ) | x ∈ RC≥0},
which has no duality gap either. The condition of Theorems 3.2.4 and 3.2.6
are fulfilled too, so one can state:
Lemma 4.4.1 Vector x is an optimal solution of Program P if and only if
the following two implications hold:
∂
∂xi
f(x) < 0 =⇒ xi = bi
∂
∂xi
f(x) > 0 =⇒ xi = bi
uunionsq
The partial differentials are easily computed:
∂
∂xi
f(x) = wi +Bi(x)− (qi + Ci(x)) /x2i , where (4.11)
Bi(x)
def
=
∑
j∈{1...n}
j 6=i
Ai,jx
−1
j and Ci(x)
def
=
∑
j∈{1...n}
i6=j
Ai,jxj (4.12)
Note that Bi and Ci are free of variable xi. Let Ti defined by:
Ti(x)
def
=
√
qi + Ci(x)
wi +Bi(x)
(4.13)
Obviously:
∂
∂xi
f(x) = 0⇐⇒ xi = Ti(x). (4.14)
Let furthermore T defined by:
T i(x)
def
= max
{
min{Ti(x),bi},bi
}
. (4.15)
Now, Lemma 4.4.1 can be reformulated as:
Lemma 4.4.2 Vector x is an optimal solution of Program P if and only if x
is a fixpoint of T , that is T (x) = x. uunionsq
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This suggest the following algorithm to solve Program P:
Generalized Local Refinement
Input: An instance of the program P. Feasible initial solution x0 (For ex-
ample x0 = b).
Output: A sequence (xi ∈ Rn>0)∞i=0 of feasible gate size vectors converging to
a minimum of f .
©1 for each i ≥ 0: xi+1 ← T (xi)
Now we will show the linear convergence of the above algorithm.
To study convergence rate, it is convenient to define a new distance function
δ : R>0 ×R>0 −→ R≥0 for positive real numbers by letting δ(x, y) the smallest
nonnegative  for which the following inequalities hold:
1
1 + 
≤ x
y
≤ 1 + . (4.16)
Note that δ(x, y) = max(x
y
, y
x
)− 1 = max(x,y)
min(x,y)
− 1, which also implies:
|x− y| = min(x, y)
∣∣∣∣max(x, y)min(x, y) − 1
∣∣∣∣ = min(x, y)δ(x, y). (4.17)
The following inequalities are straightforward for every x, y, a ∈ R>0:
δ(min(x, a),min(y, a)) ≤ δ(x, y) and δ(max(x, a),max(y, a)) ≤ δ(x, y).
(4.18)
Lemma 4.4.3 Let x, x′, β,  and a be positive real numbers. Assume that
δ(x, x′) ≤  and max( 1
1+ a
x
, 1
1+ a
x′
) ≤ β < 1. Then: δ(x′ + a, x+ a) ≤ β.
Proof: We have x ≤ β(x+ a) therefore:
x′ + a ≤ (1 + )x+ a ≤ β(x+ a) + x+ a = (1 + β)(x+ a)
The other inequality of 4.16 follows since the role of x and x′ is symmetric. uunionsq
Let ρ′ and ρ be defined by:
ρ′ def= max
i∈{1,...,n}
(
1 +
wi
Bi(b)
)−1
and ρ
def
= max
{√
ρ′,
1 + ρ′
2
}
(4.19)
Note that both ρ and ρ′ are strictly less than 1.
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Lemma 4.4.4 For every positive  holds
√
(1 + )(1 + ρ′) ≤ 1 + ρ.
Proof:√
(1 + )(1 + ρ′) =
√
1 + (+ ρ′) + ρ′2 ≤
√
1 + 2ρ+ ρ22 = 1 + ρ uunionsq
Lemma 4.4.5 Let x and x′ ∈ Rn≥0 two feasible gate size vectors. Let  def=
max
i∈{1,...,n}
δ(xi,x
′
i), then for all g ∈ C holds: δ(T (x′)i, T (x)i) ≤ ρ.
Proof: It is obvious by the choice of ρ that the assumptions of Lemma 4.4.3
are fulfilled for
x = Bi(x), x
′ = Bi(x′), a = wi, β = ρ′
So we get the inequality δ(Bi(x) + wi, Bi(x
′) + wi) ≤ ρ′ which implies by
definition of δ and Lemma 4.4.4:
Ti(x
′) =
√
qi + Ci(x′)
Bi(x′) + wi
≤
√
(1 + ) (qi + Ci(x))
1
1+ρ
(Bi(x′) + wi)
=
√
(1 + )(1 + ρ′)Ti(x) ≤ (1 + ρ)Ti(x)
and similarly 1
1+ρ
Ti(x
′) ≤ Ti(x) which means δ(Ti(x), Ti(x′)) ≤ ρ. The state-
ment for the bounded values T is now an easy consequence of inequalities 4.18.
uunionsq
We define
∆
def
= max
i∈{1,...,n}
bi − bi
bi
(4.20)
Theorem 4.4.6 Let (xj)∞j=1 be the sequence of size vectors generated by the
local refinement method. The sequence (xj) converges to a minimum x˜ of
Problem P. The error can be estimated by:∣∣∣∣∣xji − x˜ix˜i
∣∣∣∣∣ ≤ (∆ + 1)∆ρj1− ρ (4.21)
First we show:
max
i∈{1,...,n}
δ(xji ,x
j+1
i ) ≤ ∆ρj. (4.22)
It is clear for 0 = 1 by the definition of ∆ and because xi satisfies bi ≤ x ≤ bi
for each i ∈ N and i ∈ {1, . . . , n}. For general i ∈ N, it follows by an easy in-
duction from Lemma 4.4.5 which effectively states that max
i∈{1,...,n}
δ(xj+1i ,x
j+2
i ) ≤
max
i∈{1,...,n}
ρδ(xji ,x
j+1
i ).
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By Equality 4.17 and Inequality 4.22, we obtain:
|xji − xj+1i | = min(xji ,xj+1i )δ(xji ,xj+1i ) ≤ bi∆ρj,
So we have for every k > j (since ρ < 1):
|xki − xji | ≤
k−1∑
l=j
|xl+1i − xli| ≤
k−1∑
l=j
bi∆ρ
l ≤ bi∆ ρ
j
1− ρ
which shows that xji is a Cauchy sequence for every g, and therefore (x
j)
converges to some vector x˜ for which holds:∣∣∣∣∣xji − x˜ix˜i
∣∣∣∣∣ ≤ bi∆ρjbi(1− ρ) ≤ (∆ + 1)∆ρ
j
1− ρ
showing the error estimation in the statement of the theorem.
The optimality of x˜ is a consequence of Lemma 4.4.2, the convergence of (xj)
and the continuity of T : T (x˜) =
∞
lim
i=0
T (xj) =
∞
lim
i=1
xj = x˜. uunionsq
4.4.9 Convergence Rate and Error Estimations
One can clearly change the above proofs, so that they apply to the original
local refinement presented in Section 4.4.7 where xi is optimized relative to
the already updated variables and not at once relative to their value in the last
global iteration. The proof does not need any further assumptions: it would
complicate the notation a bit, but without any essential change to the proof.
Theoretically, the same rate of convergence can be established in this case too,
but the practical speed of convergence of the algorithm may increase and it
can be implemented by an algorithm with reduced memory consumption (only
one vector is kept instead of two). Therefore, real life implementations use this
version of the local refinement.
Let us discuss the assumptions of Theorem 4.4.6. ρ was defined in 4.19 by
ρ′ def= max
i∈{1,...,n}
(
1 +
wi
Bi(b)
)−1
and ρ
def
= max
{√
ρ′,
1 + ρ′
2
}
The higher is ρ (or ρ′ – the nearer it gets to 1), the slower is the convergence of
the local refinement. In the special case of gate- and wire-sizing, wi = 1 and B
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decreases monotonically with the gate and wire sizes. Generally one can say:
a reduction of the minimum gate and wire sizes means slower convergence.
An increase in the Lagrangian multiplier makes the proven convergence rate
worse. Good news is that these parameters do not depend on the topology
of the chip. So, for a given library of building blocks (gates and wires), and
bounded Lagrangian multipliers the convergence rate can be estimated without
knowing the chip. The error estimation in [Langkau 2000] depends on the
minimum wiring capacitance of nets and the maximum fanout occuring on the
design. This is not necessary anymore.
However the error estimation in [Chu and Wong 1999] and [Langkau 2000] may
be sharper than the one presented in the previous section, when applied to the
special cases handled by them. Forunately the proof of Theorem 4.21 can be
changed so that it yields exactly the same error estimation but with a clearer
proof. In fact, one can easily change the proof of Lemma 4.4.5 so that it works
with
ρ
def
= max
1∈{1,...,n}
{
max
{(
1 +
wi
Bi(b)
)−1
,
(
1 +
qi
Ci(b)
)−1}}
The difference in the proof of 4.4.5 is that Lemma 4.4.3 is applied to
x = Ci(x), x
′ = Bi(x′), a = qi, β = ρ
as well. So we get
Ti(x
′) =
√
qi + Ci(x′)
Bi(x′) + wi
≤
√
(1 + ρ) (qi + Ci(x))
1
1+ρ
(Bi(x′) + wi)
≤ (1 + ρ)Ti(x),
So, one can show that δ(Ti(x), Ti(x
′)) ≤ ρ. and therefore the same estimates
hold for T¯i. However the achievable improvement is bounded: the number of
estimated iterations to achieve a prescribed precision can be at most halved
with respect to the original estimation.
One should note that the estimated rate of convergence is quite far from the
practically observable. Differences of factor 10−40 are not seldom. Tests show
that 5−10 iterations are fairly enough for current chips with millions of gates.
To have a practical stopping criterion, one can perform online estimations of
the error. In [Langkau 2000] the following method was proposed: Compute
two sequences (x(j)) and (y(j)) with initial solutions x(0)
def
= b and y(j)
def
= b. It
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is easy to show that the sequence x
(j)
i increases monotically while y
(0)
i decreases
for each index i. So the following error estimation holds:
|x− x˜| ≤ |x(j) − y(j)|.
This method has several drawbacks:
• Local refinement is typically used in subsequent iterations of the subgradient
method. The above method prevents the usage of a solution for initial
solution in the next round of local refinement.
• It doubles the runtime, as we have to calculate two sequences instead of one.
The first shortcoming is quite serious since the reuse of solution in the next
round has immense impact on the overall run-time. To cure this shortcoming,
the following error estimation can be used: Compute ∆j in iteration j of the
local refinement by
∆j
def
= max
i∈{1,...,n}
δ(xj+1i ,x
j+2
i ).
Obviously, the proof of Theorem 4.21 implies that∣∣∣∣∣xji − x˜ix˜i
∣∣∣∣∣ ≤ bi∆jρjbi(1− ρ)
which is typically much tighter than the apriori estimation.
4.4.10 Multistage Signal Shape Propagation
The following question arises naturally:
Can we change the local refinement method so that the signal shapes do not
only influence the next stage but their effect is propagated further to a fixed
number of subsequent stages?
The problem is that the incoming signals are typically merged at the outputs
and only the latest one is kept according to the principle of static timing anal-
ysis. The shape of the resulting signal depends on which signals are kept and
which are thrown away. If one considers signal merging directly in the formu-
lation of the gate-sizing problem then we have to deal with the following con-
sequences depending on the chosen slew merging strategy (cf. [Lee et al. 2001]
and [Vygen 2001]):
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• If the signal shape of the latest arriving signal is kept, then the problem gets
irreparably nonconvex (even discontinuous).
• If the worst signal shape is kept, or some linear combination of the signal
shapes depending on the arrival times, then the resulting problem is posyno-
mial, but the Lagrangian function becomes inseparable, prohibiting an easy
use of the subgradient method.
However it is not necessary to merge the signals at each stage. We are free to
propagate them to subsequent stages remembering their shape. In fact it even
improves the accuracy of the timing anaysis at the cost of additional memory
consumption and increase of run-time. However, the effect of the propagation
can easily be simulated by adding new propagation segments for the signal
paths for which the effect of signal change is to be estimated more precisely.
It is not hard to see that the problem of gate- and wire-sizing formulated in
Section 4.4.4 is general enough to incorporate these newly added arcs without
changing the general form of the program.
Of course, it is computationally infeasible to apply this method to all possible
paths in the design. The gain is also questionable since the effect in the change
of signal shapes on the delay decreases exponentially. However, for a small
subset of critical local situations, for which the decrease is not fast enough, it
can mean higher quality solutions. In fact the approach can be extended to
generate arcs temporarily if their necessity is recognized.
4.5 Real Life
As already mentioned before, the timing behaviour of the gates may signifi-
cantly differ from our idealized model. The effect of slew change is only one
source of mismatch. The gate libraries are typically discrete and support a
finite number of realizations. A more serious problem is that gates with equiv-
alent logical function may be divided into separate classes, each of which scales
reasonably well with size, but the classes itself have different delay character-
istics.
These problems may explain why approaches based on special delay assump-
tions are not widely used in the industry in general purpose optimization tools
despite their theoretical and practical efficiency.
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4.5.1 Timing Optimization Framework
Since there is no exact mathematical model for all aforementioned phenome-
na which are based partly on manufacturing constraints, one is forced to find
general heuristics that work well and efficiently in most cases, but whose op-
timality is questionable. Now, a framework is sketched that is general and
robust enough to handle most everyday chips without much intervention of
the designer.
Timing optimization framework
Input: The netlist of a real world design
Output: Optimized netlist with as few timing violations as possible and min-
imized power consumption.
©1 Perform an initial timing analysis on the netlist.
©2 Update the Lagrangian multipliers according to the timing.
©3 Generate new linear delay models based on the timing of the actual netlist.
©4 Optimize the weighted sum (according to the Lagrangian multipliers) of
power and delay on the chip.
©5 Perform timing analysis.
©6 go to ©2 if the improvement is not negligible.
©7 Do some postprocessing that does not fit well in ©4 .
Note that expect for postprocessing the design is changed exclusively in ©4 :
local refinement (cf. Section 4.4.7) may be performed here to optimize gate
sizing, a full-scale or partial placement may be performed according the ac-
tual Lagrangian multipliers, repeater trees can be replaced or more complex
logic changes can be done. All these operations may be applied subsequently,
possibly iterated multiple times, each time step ©4 is reached.
The most important difference between©4 and©7 is that in step©4 a trade-off
between delay and power-consumption is considered, in step ©7 a small num-
ber of critical hot spots are optimized to remove remaining timing violations
disregarding the power consumption. This is typically needed, since at the be-
ginning of the physical design process for harder instances the timing closure
(that is timing-feasibility) is often hopeless to be achieved immediately with-
out deeper logic or specification changes and the subgradient method performs
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provably optimally only if all timing constraints can be satisfied (with strict
inequality). This is typically not the case. The post optimization may per-
form some local-refinement like strategies to optimize gate-sizes for slack, but
also some deeper logic changes based on the information of the latest timing
analysis (cf. [Rautenbach, Szegedy and Werber 2003[a-c]).
4.5.2 Lazy Projection
The projection of the Lagrange multipliers was treated in Section 4.3.4. An
iterative algorithm with quadratic convergence (based on [Ibaraki, Fukushima
and Ibaraki 1991]) was presented. This algorithm performs reasonably well
on designs with a moderate number of gates but does not scale well to larger
sizes because of its superlinear run-time. Practical tests have already shown in
[Chen, Chu and Wong 1999] that even for a pure gate-sizing algorithm without
additional features, optimization spends most of its time in the projection
of the multipliers. This seems to be unacceptable, especially since this step
of the process does not change the design and serves only to yield a rough
quantification of the relative criticality of parts of the design. So, it seems
plausible that the run-time can be improved by using less accurate estimations
of the projection. This can be done by using the newly developed variant of
the subgradient method using cyclic projections (cf. Theorem 3.7.4). Doing
so, a projection to the flow-space should be computed followed by a projection
to the quadrant of nonnegative vectors. This is much faster than a projection
to the space of nonnegative flows, but has the same guarantees of convergence.
[Muuss 1999] proposed the following very fast method for doing the job for
acyclic timing graphs. Its basic idea is to project the flow locally optimally
at each node of the timing graph. The drawback of the method is that it
could not be justified theoretically and a guarantee of convergence could not
be given. Nevertheless, it works without problems and it is very efficient in
practice.
An outflow vector f at the nodes with required arrival times is maintained and
updated in each iteration of the subgradient method. Note that the flow value
of the Lagrangian multipliers becomes zero at each node without prescribed
(required) arrival time as required by the subgradient method.
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Lazy Projection by Karsten Muuss
Input:
• A Timing graph G = (E, V ) with arbitrary real weights λ ∈ RE.
• Arrival time vector a ∈ RV and required arrival times r ∈ RV ′
for a subset V ′ ⊆ V of the nodes.
• Outflow f ∈ RV≥0 with supp f ⊆ V ′.
• Nonnegative δ ∈ R≥0.
Output: Nonnegative arc weights λ′ ∈ RV≥0 and f ′ ∈ RV≥0 satisfying the flow
equalities ∑
e∈v−
λ′e −
∑
e∈v+
λ′e = f
′
v ∀v ∈ V \ V ′
and
f ′v =
{
fv + δ(av − rv) if v ∈ V ′
0 otherwise
.
©1 for each node v ∈ V in reverse topological order do
Compute
f ′v
def
= fv +
{
δ(av − rv) if v ∈ V ′
0 otherwise
and nonnegative weigths λ′e on the incoming arcs e of v such that:∑
e∈v−
λ′e =
∑
e∈v+
λ′e + f
′
v
and
∑
e∈v−
||λ′e − λe||22 is minimized.
Note that using the reverse topological processing order guarantees that λ′e is
already computed for each arc e leaving v when v is processed.
The local projection of the Lagrangian multipliers can be performed very fast
by successively solving simple linear equations. The practical run-time of the
algorithm is linear in the size of the timing graph. The outflow vector is stored
and updated in each step together with the Lagrangian multipliers.
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Modified versions of the above heuristic are thinkable. For example the in-
troduction of a supernode for the nodes with required arrival time may be
benificial to smooth the effect of the update. Another possibility is to project
the multipliers forward instead of backward or alternately in both directions.
Several of these variants were tested in practice, but the overall effect is hard
to predict as it may change from instance to instance. Sometimes a variant
performs a bit better in practice even than the exact projection, but it is
an open question whether a theoretical guarantee for the subgradient method
using one of these “lazy” updates can be given.
One modification of the original method emerged as generally very useful: the
original scheme tends to forget criticalities as fast as it learned them. A cure
for this behaviour is to update the criticalities at the endpoint by a nonlinear
function of the slack s: for example, we add αs to the outflow if s ≤ 0 and
βs if s > 0 where 0 < β < α. This method effectively prevents the criticality
of a path from being forgotten immediately after the timing violation at the
endpoint is removed. This trick improved the practical performance of the
algorithm enormously.
One must also note that although the above algorithm requires an acyclic
graph, it can be adapted to arbitrary timing graphs if a suitable subset of arcs
is snipped for the method. This implies that the flow inequalities are violated
on some nodes, but it does not seem to impair the practical performance of
the algorithm. A particularly interesting case consists in variable clock arrival
times. In this case, the timing analysis must incorporate a clock skew schedul-
ing in each iteration of the subgradient method. This can be efficiently solved
using modern clock skew scheduling algorithms that can work without too
much run-time or memory overhead (cf. [Held 2001] and [Held et al. 2003]).
4.5.3 Adaptive Gradient Scaling
The proof of the convergence of the subgradient method using the divergent
series rule does not give any hints about the convergence rate. Typically,
estimations about the convergence rate of subgradient methods can only be
given if the condition of the problem is known (cf. [Minoux 1986] Chapter 4.3).
This is not only a theoretical problem, since a wrong step-size can considerably
impair the performance of the algorithm.
Here a new heuristic rule will be presented without proof of convergence guar-
antees. The basic idea is that if the scalar product of two successive gradients is
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negative, then the step size was too high since the gradient must have “turned
back”. If the gradient is about zero then the scaling factor size for the first
step was approximately right, if it is highly positive then the scaling factor was
too low. This suggests that the scaling factor should be corrected according
to the angle of successive subgradients.
This intuition immediately gives rise to the Adaptive one step lookahead
scaling factor adjustment method:
Before beginning with the subgradient method, we fix a threshold t ∈ [−1, 0],
a positive α and a natural number m.
Assume that we are in iteration k and process xk ∈ Rn, the last gradient
direction gk ∈ Rn is computed with norm ‖gk‖ = 1 (if the subgradient was
0 then no adjustment is needed) and the current scaling factor is ρ
def
= ρk.
Perform an additional lookahead gradient computation at xk + ρgk resulting
in the next temporary gradient direction vector g of length 1. Compute
p
def
= 〈gk,g〉
and set
ρ← exp(αp)ρ.
If p > t then we decide to keep g as the next gk+1 gradient direction otherwise
we recompute it by setting it to the subgradient of f at xk + ρgk. Note that
ρ has changed since the last computation. Continue with the scaling process.
However, this scale-down process inside one iteration could loop infinitely at
a suboptimal xk. To avoid this, we abort the loop after at most m local
iterations. After the scaling down is ready, we set
gk+1
def
= g xk+1
def
= xk + ρgk+1 ρk+1
def
= ρ
and proceed with the next iteration of the subgradient method.
The method has several advantages: it discards the result of the gradient
computation quite rarely and adapts quickly to the local form of the function.
A problem is that ρ is global for each direction. The typical situation is that
different optimization directions require different step sizes. Space dilatation
techniques (cf. [Minoux 1986] Chapter 4.3) promise to cure this, but they
require storing a transformation matrix with quadratic size in the number
of the variables and therefore infeasible in our situation. So we propose a
simplified method where we only consider diagonal dilatation matrices.
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The modification is that instead of one global ρ we maintain a full vector
ρ ∈ Rn. Its components are updated in each iteration by:
ρi ← ρi exp(αp|gki |)
The next point of the subgradient method is defined by
xk+1
def
= xk + 〈ρ,xk〉gk.
This approach allows more accurate adaption to the form of the objective
function at an almost neglectible run-time overhead.
4.5.4 Update of the Delay Models
The use of gate-sizing and timing driven placement methods requires a linear
delay model. In fact using a fixed set of linear coefficients may lead to reason-
ably optimized chips but a significant portion of the cycle time can be lost by
inaccuracies and mismatch between these models and the more accurate refer-
ence timing engine. Most industrial implementations performing optimization
in an analytical way use fixed models with questionable success.
An elegant and simple solution seems to be the update of delay parameters
in each iteration of the subgradient method. Modern timing engines typically
permit to query the ∂delay
∂load
, ∂delay
∂in-slope
∂out-slope
∂load
, ∂out-slope
∂in-slope
values for each propa-
gation segment at any measurement point. These derivatives can be used to
extract linear delay models matching the local situation exactly. As the sub-
gradient method proceeds the variance of the capacitive load and signal slope
decreases and therefore the accuracy of the linear delay models increases.
Another problem is posed by the discreteness of the cell library. It proved to
be useful to introduce virtual cells to make the library continous. A virtual cell
consists of a real cell and a linear coefficient µ close to 1. The size of a virtual
cell the is µs where s is the size of the real cell. The introduction of virtual
cells smoothens the problem and leads to better convergence as opposed to
rounding the gate sizes in each iteration of the sugradient method. Of course,
it requires a sufficiently sophisticated timing engine that can perform timing
analysis on designs with virtual cells.
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4.5.5 Local Refinement in Practice
The local refinement method which has been introduced theoretically can be
used in practice without change and obtains fairly good results without further
tweaking when dynamically updated linear timing models are used and if the
cell classes contain only scalable cells.
If logically equivalent cells are partitioned into cell classes with different char-
acteristics, then the following hybrid analytical-combinatorial approach can be
used:
For each set of logically equivalent cells, we choose a default class which is used
for most gates of the design. In each iteration of the subgradient method, a
small subset of gates is marked as critical. A good measure for the criticality of
a gate is the sum of Lagrangian multipliers on each arc leaving it. A prescribed
percentage of the most critical gates can be computed in linear time in the
number of gates by a median algorithm. For each critical gate g, all the
locally optimal realizations from each cell class can be selected for g. Inside
a cell class, one can use the analytical formula (4.15) to quickly compute the
relatively optimal size. Among all solutions the one minimizing the objective
function  L1 is chosen.
Analogously, one can integrate more complex operations in the local refinement
like the replacement of full invertertrees or replacement of some subset of the
gates or resynthesis of larger pieces of combinatorial logic if it decreases  L1.
Although the local refinement in its pure form is quite fast, it can take consid-
erable time. The following practical trick can reduce the run-time significantly
while preserving provable and practical convergency:
Introduce a label ∈ {fixed,unfixed} for each gate. Before the first iteration of
the local refinement the value of the label at each gate is set to unfixed. Every
time gate g is processed, its label is set to fixed. If the relative change of the
iteration was above a prescribed threshold, then all neighbours of g (all those
gates significantly affected by the change of g) are set to unfixed. The proof
of Theorem 4.21 gives an explicit method to compute the required threshold to
guarantee a specified accuracy. In practice, the run-time of the local refinement
could be reduced using this trick by a factor of 3 to 10 (increasing with the
specified accuracy). As a rule of thumb, the current implementation computes
a suffeciently precise solution in half of the time of a timing analysis. Of
course this excellent speed could not be achieved by a timing engine without
well optimized support for virtual cell assignment.
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4.5.6 The Method of Gain Restriction
In most cases, for the designers (users of the timing optimization framework)
power optimality is only a secondary objective. The most important criterion
is that the optimizer finds a solution with as few timing violations as possible
and such solutions should be found as quickly as possible. The subgradient
method in its original form converges quite slowly, indeterministically and
reacts very sensitively to the change of the parameters like the step size.
The following heuristical method to improve the behaviour of the algorithm
was tested and found to be extremely efficient:
We do not only prescribe minimum and maximum size for the gates, but
maximum gains. The gain is the ratio of the gate’s output load and its size.
A small gain guarantees that the delays of all arcs of the gate are not too high
and the signal shapes remain of good quality. Of course, low gains for all gates
are unacceptable and would cause unnecassarily high power consumption (it
could even impair the timing behaviour). So the maximum allowed gains are
increased for uncritical gates in subsequent iterations.
The gain restrictions are considered in the local refinement. Every time a
gate is processed, its lower bound depends on the gain restriction. If the
maximum allowed gain is g and the driven load is l then the minimum bound
is set to max
{
max(b, l/g), b
}
, where b and b denote the absolute lower and
upper bounds on its size, respectively. The so modified local refinement may
not converge linearly, since the loads depend on the sizes of all driven gates,
which change during the process. However, a suitably tuned gain-restricition
may accelerate the convergence considerably and, what is more important,
it makes it more robust: in the non-restricted version, after several iterations
previously completely uncritical paths can suddenly become highly critical and
it is hard to find a feasible solution. The method of gain restriction prevents
this unwanted behaviour.
4.5.7 Interaction with Clock Skew Scheduling
As we already mentioned, the method of Lagrangian relaxation can be easily
applied in connection with clock skew scheduling: simply the arrival times at
the clock pins should be left variable. However sometimes a slight modification
of the timing graph is necessary to incorporate cycle adjustments into the
model. The following figure illustrates the applicaton of this techinque in the
presence of master-slave memory cells.
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On the right hand side, we can see the timing graph induced by the clocking
of a master-slave memory cell. The dashed line indicates a late mode test
between the master clock pin C and the data input pin D.
The signal arriving at the slave clock pin B is exactly the inverse of the periodic
clock signal arriving at C. The timing arc between clock pin B and the data
output pin O indicates that the release of the signal leaving the memory cell
at O is controlled by the clock signal at B. We assume that we can shift the
(coupled) arrival time at the clock pins B and C arbitrarily. This means that
the best way is to choose the clocking so that the clock closes the latch exactly
when the data signal arrives at D. However, due to the coupled arrival time of
the signals at C and B, this imposes a late mode constraint on the release time
of the signal at ouput pin O: This can be modeled by a single propagation arc
from D to O (see left hand side) whose delay is the sum of the setup time at
D, the delay of the propagation segment BO minus the cycle time of the clock
plus additional safety margins (for example, due to clock jitter). The delay is
normally negative, since the cycle time dominates all positive terms.
After performing this substitution at each memory cell of the design, we typ-
ically arrive at a timing graph with directed cycles. Still, we can apply the
subgradient method on it to optimize the gate sizes or the placement. The sub-
gradient method converges provably since both the projection and the local
refinement works on graphs with oriented cycles.
In order to update the delay models, we have to propagate on the design. This
can be done by the clock skew scheduling methods presented in [Albrecht 2001],
[Albrecht et al. 2002], [Held 2001] and [Held et al. 2003].
4.5.8 Interaction between Timing and Placement
A natural question is whether one could provably optimally place and size the
gates of a design simultaneously. The problem is that while the gate-sizing
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can be transformed to a convex problem and the timing driven placement
with convex netlength estimation is a convex problem, their combination is
not convex. It can not be ruled out that it could be transformed to a convex
problem, but it is not easy if possible at all.
However, the following heuristic is applicable:
Timing Driven Placement with Gate-Sizing
Input: An instance of the combined gate sizing and placement problem.
Output: A non-overlapping placement with resized gates.
©1 Set the Lagrangian multipliers to 0.
©2 Iterate local refinement and weighted placement alternatingly with respect
to the given Lagrangian multipliers. The placement is fixed in the local
refinement and the gate-sizes are fixed for the placement.
©3 Retime the chip and update the delay models.
©4 Recompute the Lagrangians by some projection method (cf. sections 4.3.4
and 4.5.2).
©5 go to ©2 if the improvement is not neglectible.
©6 If partitioning is needed then perform one and go to ©2 .
©7 Perform detailed placement.
Of course, the stopping criterions in ©2 and ©5 have to be chosen suitably.
Since the duality gap is hard to compute, theoretically not justified conditions
must be used.
Another complication is that the gate sizes change during the process, so pre-
viously underfull regions can become overfull due to increased cell sizes. This
problem typically can be ignored and handled in the detailed placement.
The Timing Driven Placement algorithm can be easily combined with blow-up
heuristics [Brenner and Rohe 2002] to improve routability.
The result of the algorithm is a non-overlapping placement. The quality of the
solution is hard to estimate. However this is also true for all known quadra-
tic placement methods with partitioning, even those disregarding the timing
constraints.
The theoretical foundations of the above algorithm are much firmer then other
netweighting heuristics currently in use. The reason is that if the gate sizes are
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fixed and no partitioning is performed than the method converges provably.
The weights are computed using the information about the driving strength
of all relevant timing arcs.
4.6 BonnTime
The BonnTime timing optimization framework is developed in the Research
Institute for Discrete Mathematics, University of Bonn, within cooperation
project with IBM. The main developers of the BonnTime project are Stephan
Held, Ju¨rgen Werber, Christoph Bartoschek and the author.
The BonnTime timing optimization tool is written in C++ and consists of
several different well-encapsulated parts. The main components are:
• A complete self-contained timing engine.
• A clock-skew scheduling algorithm.
• A timing optimization framework as described in section 4.5.1.
• A repeater tree optimizer.
BonnTime is designed to be integrated with other BonnTools like the Bonn-
Place and IBM-internal CAD tools. It can be compiled as a standalone exe-
cutable, but is typically used as a dynamically loadable library (DLL) and can
be scripted in the command language Tcl. BonnTime can work with timing
rules conforming to the IEEE 1481-1999 CDC/DCM standard [IEEE 1999].
4.6.1 Architecture of the Timing Engine
In the preceding sections, the task of performing a static timing analysis was
assumed to be a trivial, efficiently performable task. However, on real life chips
with real cell libraries, it is very involved. Here we do not go into the details
of the implementation, just give a superficial overview of the main features,
architectural choices and how the timing engine of BonnTime differs from the
ones currently in industrial use.
The timing engine has a modular architecture consisting of well separated,
exchangeable components communicating exclusively over clearly specified
object-oriented interfaces.
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The timing engine supports plugins for different functions. For example, the
timing rules, wiring estimations, propagation-strategy and assertion reader can
be registered and removed during runtime. This can be useful for optimization
algorithms requiring different levels of accuracy for controlling the behaviour of
the timing engine, and the Tcl interface to the plugins empowers the designer
to change the behaviour of the timing engine according to their needs.
The timing engine is designed to be used in a shared memory multithreaded
environment. Different timing engines can be instantiated at the same time for
different and overlapping parts of the same chip. The timing engines do not
use any global variables, and they can have separate, disjoint memory heaps
and loggers to prevent run-time degradation caused by pending locks.
These are the main parts of the timing engine:
• Placement manager: Controls and caches queries about placement. Re-
sponsible for the legalization and placement queries of gates and pins.
• Physics manager: Controls and caches queries about physical information
like wire delay estimations, wiring planes, wire classes, and other physical
parameters like delay coefficients, voltage and temperature.
• Rule manager: Responsible for delay queries, and topology information of
the timing cells. It is the gateway to the CDC/DCM delay rules.
• Assertion manager: One of the most involved parts of the timing engine.
Responsible for handling all user defined timing constraints like asserted and
required arrival times and signal shapes, physical information, but also more
sophisticated types of assertions like those for multicycle and false paths. It
contains a full fledged phase manager.
• BTD Assertion reader: Export and import of raw (uninterpreted) asser-
tions. It is used to convert assertions of IBM-internal format to BTD (Bonn
Timing Data) format.
• Graph Manager: Responsible for building up and changing the topology
the timing graph. It manages the matching between the netlist and the
timing graph. The most complicated part of this module is the subnetwork
support which can be used to cut out, analyse, change and reinsert arbitrary
pieces of a timing graph. The extracted part is a completely separate timing
engine that can be changed and timed independently in a thread-safe way.
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• Propagator: The component reponsible for the timing analysis on a single
pin of the design. This is not as simple as it looks at first sight, since the
timing information on a single point has a considerable internal structure:
it holds early/late-mode arrival time and signal shape information of each
phase propagated over the pin. Moreover the delay information on the timing
arc must be adjusted and stored considering all assertions and other types
of adjustment. It also manages additional information like delay and slew
gradients.
• Propagation strategy: Controls the validation and invalidation of timing
information on the nodes. Since a change in the netlist typically influences
only the timing of a small part of the chip, it is desirable to invalidate only
the influenced part of the design. A recomputation is performed lazily: on a
query of some timing information only the necessary parts analysed again.
Different optimization algorithms may require different strategies for optimal
efficiency, so the propagation strategy is realized by a plugin.
• Logic manager: Controls queries about the logical and timing equivalency
of cells and virtual gate sizes.
• Report manager: Able to write all kinds of handy reports.
• Scripting interface: Registers scripting (currently Tcl) commands that
allow a flexible external control of the timing engine.
4.6.2 Assertions in BonnTime
The timing engine contained in BonnTime is capable of handling all kinds of
design specifications (so called assertions) needed for the timing of real world
chips. This does not only mean specifications of (required) arrival times at the
boundary of timing graph and obligatory physical parameters like tempera-
ture or voltage and primary output capacitances, but a multitude of different
adjustments to the propagated values of the design. There are simpler asser-
tions like an addition of some value to the arrival time of a node, but there
are also more complicated ones ranging from the inclusion of completely new
timing nodes and arcs with specified attributes to the exclusion or adjustment
of signal paths passing certain points.
Unfortunately, these assertions were added to other timing engines in a succes-
sive way on the request of designers over the years, so industrially used timing
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engines allow for hundreds of slightly different atomic assertion types whose
number is increasing even today.
In order to cope with future assertions, instead of ad hoc mechanisms, the
BonnTime engine uses a more structured approach: the assertions are decom-
posed into more basic building blocks that can be handled in a well-defined
orthogonal manner. Each BonnTime assertion consists of the following com-
ponents:
subject attribute operation flags value
For example: If the required arrival time for the rising edge for phase p at node
v is overriden by the value 1.0, this is specified by the following assertion:
subject attribute operation flags value
phase p at node v, rising arrival time override limit 1.0
Of course, this is a very simple example. The subject can be specified in a
lot of different ways: for example, it may be the more abstract “head of arc
e” which is different to the head node of arc e, since it makes a difference
to adjust a propagated signal before it is merged into the head node instead
of the already merged signal. Priority specification between phase renames
and other assertions complicates the picture further. The subject may be as
complex as the set of endpoints of paths for which a specified predicate holds.
Of course, the implementation of handling such complicated assertions requires
sophisticated approaches under the hub as well.
The advantage of the decomposed approach is that once an aspect is enhanced
(for example a new type of subject is added), the combinations with all or-
thogonal aspects (like operation) are available immediately. For example, once
“endpoints of paths passing certain points” are accepted as subject, any oper-
ations that work on nodes will work on them too.
4.6.3 Cell Classes in BonnTime
One of the most distinguishing features of BonnTime is a full scale support
for virtual cell sizes and mechanisms to allow fast estimations of the effect of
changing of some cells.
As we have seen in Section 4.4.7, one of the most time-consuming parts of the
timing optimization is the local refinement step which has to update all cells
of the design several times in one iteration of the subgradient method. The
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number of cells on current designs is in the millions, so the resize step should
be performable as fast as possible.
The naive approach is to simply update the cell assignment in the netlist and
let the timing engine handle the update of the timing graph by callbacks.
Unfortunatly, the update of the netlist is a costly operation itself, and the
propagation of its effect to the timing graph consumes considerable run-time.
The solution implemented in BonnTime is much faster than this standard
procedure: it allows for changing the cell assignment without updating a netlist.
This means that full matching between the timing graph and the netlist is
temporarily violated, but a lot of run-time is saved. In fact, the change of
the cell associated with the gate can be updated in BonnTime by the change
of one single pointer. However, this requires that the gate is switched to a
so called “virtual mode” that allows such changes. This change makes the
analysis marginally slower, since it adds an extra level of indirection to the
query of timing information: the actual gate that the virtual cell is based
on must be queried at each occasion where the timing analysis needs any cell-
specific information. At the first sight it may look as costly as updating all this
information once for each change. In fact, tricky datastructures guarantee that
cell-specific information can be queried almost as fast as in the normal mode,
and significant run-time can be saved compared to a real update. These data
structures are built up once when the database for cell classes is initialized;
switching a gate to virtual mode can then be performed efficiently.
The management of the virtual cell assignment handles the virtual gate sizes:
since cell libraries are typically discrete, but analytical methods require contin-
uous libraries, BonnTime allows for continuous scaling between existing cells.
Of course, these sizes are not realizable and cannot be written back to the
netlist, but have to be rounded finally. However their intermediate use is in-
dispensable for achieving practical convergence. Virtual cell sizes require deep
support by the timing engine. For the analysis, each time a delay and slew
(slope of the signal shape) function of the timing rule is called, the values must
be adjusted according to the size and capacitances of the input pins (required
for computing the wiring capacitance) must be scaled as well. This does not
happen just once, but each time the influenced quantity is queried.
This support allows the BonnTime timing optimization framework to spend
only about half as much time in local refinement as in the timing analysis.
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4.7 Experimental results
The gate-sizing algorithm was implemented and tested within the BonnTime
environment. The implementation contains the implementation tricks de-
scribed in the last section and an additional combinatorial postprocessing opti-
mizing the slack directly on the most critical gates of the design. The criticality
of a gate is measured by the sum of the Lagrangian multipliers on the arcs
leaving the gate. The postoptimization step is extremely simple: it processes
a prescribed low percentage of the most critical gates in reverse topological
order. This step increases the power consumption slightly, but sometimes it
improves the worst slack by some hundred picoseconds on ASIC designs with
130-180 nm feature-sizes and long critical paths.
The methodology of the test was the following:
(1) The design was placed by the BonnPlace quadratic placement tool.
(2) It was optimized by the traditional DelayOpt optimization suite, which
includes gate-sizing and repeater-tree insertion. (All existing repeater-
trees were removed.)
(3) The sizes of the gates were reset to the minimum possible in their class.
(4) BonnTime gate-sizing was applied to the design.
After the procedure, the power consumption and worst slack of the results of
steps (2) and (4) were compared. The run-time of the gate-sizing is of inter-
est too, however it cannot be fairly compared with that of the combinatorial
optimization tool, since DelayOpt performs complex operations and it inserts
repeater trees too. However in each of the tests, BonnTime was at least ten
times faster (even if DelayOpt was restricted to perform only gate-sizing).
A further restriction was that for the gate-sizing only a subset of logically
equivalent resize operations were allowed. For example, a change between
balanced and inbalanced gates was artificially prohibited, even in the postop-
timization phase. This was necessary since the tool has no built-in library
analysis feature and implicitly assumes a linear scaling of the cells.
All chips were processed with the same parameter set and only seven iterations
of the subgradient method were performed.
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The power column refers to the power consumption of the sizeable cells com-
pared to the original solution. It is computed by adding the input capacitances
of all sizeable cells. Clock-tree, wiring and large macros were ignored.
The ∆slack column refers to the change of worst slack with respect to the
solution found by the combinatorial tool. A positive value means improvement.
The runtime was measured on an IBM S85 workstation with 600Mhz RS6KIII
processors using the industrial timing rules supplied in executable form. More
than one third of the run-time was spent in the evaluation of these models. The
optimization and timing propagation was not multithreaded. The run-times
are given in hours:minutes.
name technology cycle time #gates power ∆slack run-time
Matthias 180nm 8ns 480K 88% 38ps 1:28
Werner 180nm 4ns 770K 59% 420ps 0:51
Bernhard 180nm 4ns 560K 92% 75ps 0:38
Max 180nm 7.5ns 440K 71% -12ps 0:24
Ulrich 130nm 6.6ns 2070K 76% 250ps 3:12
Hanno 130nm 3.3ns 530K 89% -20ps 0:45
Alex 130nm 2.5ns 750K 87% 30ps 1:44
Walter 130nm 1.6ns 120K 108% 90ps 0:33
The slack is sometimes slightly improved. The increase in power-consumption
is due to the applied convergence-accelerating heuristics. A pure implementa-
tion sometimes yields significantly lower power-consumption, but the number
of iterations to achieve an acceptable slack increases to more than 50. The
power-overhead of the heuristics depend on the ratio of critical gates in the
designs. There were examples of highly critical macros where the chip became
overfull if all these tricks were turned on.
Conclusions
In this work, we have inspected the weighted combinatorial Laplacian of graphs
in different contexts. This matrix proved to be not only theoretically intrigu-
ing, but also very useful for designing practical algorithms for combinatorial
and analytical optimization problems. Different weightings of the Laplacian
can highlight important connections and operations between the two most
basic algebraic invariants of graphs: the cycle- and cocycle-subspace.
All applications of the combinatorial Laplacian have something in common:
they are always connected to the orthogonal projection operator to the cycle-
or cocycle-space. However, these operators are not directly defined by the
Laplacian matrix.
For base fields of characteristic 0, these projections always exist. In nonzero
characteristics, they exist only if the bicycle-space of the cocycle-space vanishes
(that is, the induced scalar product is nondegenerate), otherwise the matroid
defined by the bicycle-space describes those minimal subsets of the “edges”
whose contraction results in a space with nondegenerate scalar product. The
dimension of the bicycle-space is the corank of the Laplacian matrix minus the
corank of the graph. However, in characteristic 2 symplectic weightings of a
graph play an important role: if there is a projection matrix with respect to
the so-weighted cocycle-space, it is necessarily symmetric and alternating and
defines a ∆-matroid that describes those edge-sets whose contraction results in
a space with nondegenerate scalar-product. Under the symplectic weightings
of the edges, the most generic ones (whose weighted Laplacian defines the
“richest” ∆-matroid) are distinguished. A graph is factor-critical if the so
weighted cutset-space is nondegenerate (with respect to the induced scalar
product). These results extend to matroids.
In VLSI design, weighted quadratic netlength minimization, which is a key
step of the timing-constrained placement problem, can also be viewed as a
projection to the weighted cocyle-space of the gate-graph. Therefore it is
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not surprising that the Laplacian matrix of the gate-graph has been used for
decades to minimize the quadratic netlength. We also demonstrated that this
can be used as a subroutine in an algorithm minimizing the weighted mixed
linear-quadratic netlength, a problem which arises naturally as a subproblem
of the timing driven placement problem. The approach presented in this work
is not merely slack-driven, but considers the individual driver-strengths of the
involved gates and the Elmore delays of the wires.
Generally, in the timing-constrained optimization, the projection step to the
cycle-space of the augmented timing graph turned out to be crucial. A good
intuitive explanation for this phenomenon was given in Section 4.3.4 where it
became clear that the projection step is closely related to the timing propaga-
tion: in fact, it distributes the slack evenly without an explicit static timing
propagation. This raises hopes that the robustness of clock-skew-scheduling
could be improved by similar projection techniques.
As an open problem the question remains whether the combined placement
and gate-sizing problem can be optimized efficiently if the disjointness con-
straints for the cells are ignored. Although both special cases (the timing
driven placement and the gate-sizing problem) can be transformed to convex
problems and can be solved by the dual subgradient method, their combina-
tion does not seem to be so well-behaving. Still there is hope that a global
optimum can be found reasonably fast.
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Appendix A
Notation
R Set of real numbers
P The two dimensional Euclidean plane R2
R≥0 Set of nonnegative real numbers
R>0 Set of positive real numbers
N Set of natural numbers (excluding 0)
GF(q) Finite field with q elements
k[x1, . . . , xn] Polynomial ring over field k in indeterminates x1, . . . , xn
k(x1, . . . , xn) Field of rational functions over field k in indeterminates x1, . . . , xn
R/I Factor ring of ring R with respect to ideal I
Q(R) Quotient field of integral domain R
M [S] Matroid induced by the subset S of edges
M \ S Matroid resulting from the deletion of subset S of edges
M/S Matroid resulting from the contraction of subset S of edges
M ÷ S Matroid resulting from the subdivision of subset S of edges
M∗ Dual of matroid M
rk (M) Rank of matroid M
U \ S (E,K)-space resulting from the deletion of subset S of edges
U/S (E,K)-space resulting from the contraction of subset S of edges
U ÷ S (E,K)-space resulting from the subdivision of subset S of edges
U⊥ Orthogonal space to (E,K)-space U
M(U) Matroid associated with space U
S(U) Symplectification of space U
B(U) Bicycle space (U ∩ U⊥) of space U
β(U) Dimension of the bicycle space of U
χS Characteristic vector of S ⊆ E in (E,K)-space U
A[S] Principal submatrix induced by the the subset S of columns
A[S1, S2] Submatrix induced by the subset S1 of rows and S2 of columns
rk (A) Rank of matrix A
M(A) Column matroid of matrix A
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G[S] Subgraph induced by the subset S of nodes
G/S Graph resulting from the contraction of the subset S of arcs
G \ S Graph resulting from the deletion of the subset S of arcs
e− Tail of arc e
e+ Head of arc e
v− The set arcs e with e+ = v
v+ The set arcs e with e− = v
deg−(v) The indegree of node v: |v−|.
deg+(v) The outdegree of node v: |v+|.
T (G) Analogon of the Tutte matrix of graph G
D(G) Node-edge incidence matrix of graph G
M(G) Cycle matroid of graph G
piX L2-Projection onto X ⊆ Rn.
d(x,y) Euclidean distance between two points in Rn.
d(X,x) Euclidean distance between a set and a point in Rn.
d(X, Y ) Euclidean distance of sets X and Y in Rn.
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